IC design was done in custom and digital flow using Cadence Virtuoso, Verilog, Synopsys Design Compiler, ARM standard cell library, Modelsim, licensed to Columbia University. The chip is fabricated using 130nm IBM technology on 2.25mm2 silicon. The FPGA used 52-pin QFP open cavity wirebond package.