





COLUMBIA UNIVERSITY
IN THE CITY OF NEW YORK

Designing Analog and RF Circuits for Ultra-Low Supply Voltages

Peter Kinget

Analog & RF  Design Research



Columbia Integrated Systems Laboratory

Motivation


- Past 4 decades in electronics:

IC Technology Progress \equiv Device Scaling


IC Design Progress \equiv More Integration

- Sub 100nm technologies...

Nano CMOS : Supply Voltage




World is Analog *%^%&*%\$;-)



'Analog & RF bring the bits to life'

V_{DD} Scaling

Lower Cost
Less Leakage
Less Power




Do NOT Scale!!


$$SNR \propto \left(\frac{V_{DD}^2}{kT/C} \right)$$

$$P \propto f C V_{DD}^2 + I_{leak} V_{DD}$$

Less SNR,
Less Accuracy,
More Power




Lowest Energy Digital V_{DD}



- [Hanson 2006] 8-bit microprocessor in 0.13um CMOS

System on a Chip




Of course

- There are **thick oxide devices**;
- There are **DC-DC converters or custom supplies**;
- Heterogeneous technologies can be combined with **system in a package**,....


“Disappearing Electronics”

- E.g., pico nodes in wireless sensor nets
 - Scavenge energy with one solar cell
 - V_{DD} 0.4 to 0.5V

[Rabaey 2006]



Analog Assist for Digital



[Petrescu 2006]



- Embed analog monitors in digital circuits to monitor temperature, V_{TH} , V_{DD} , substrate interference, signal integrity,
- **Need to be fully compatible to digital**
(layout, VDD, technology, ...)

So, let's **explore**,
how we can design
ultra-low voltage analog & RF ICs?

Outline

- Motivation
- The Challenges
- The Opportunities
 - Device Sizing & Biasing
 - Building Block Topologies
 - System Level Solutions
- Outlook & Conclusions

MOST Biasing: CS or VCCS




- Transconductor or Current Source
 $V_{DS} > 0.1\text{V}$ to 0.15 V (for $V_{GS}-V_{TH} \leq 0.2\text{ V}$)

- **Moderate to Strong Inversion**


$$(V_{GS}-V_{TH}) \approx 0.15\text{ V} \text{ & } |V_{TH}| = 0.35\text{V} \rightarrow V_{GS} = 0.5\text{V}$$

$$|V_{TH}| = 0.15\text{V} \rightarrow V_{GS} = 0.3\text{V}$$

Ultra-LV Challenges in OTAs




Gate Leakage



Gate current decreases **exponentially** with decreasing oxide voltage

[Taur 1999]

Reliability




Time to Breakdown increases
exponentially
with decreasing
gate voltage



Device Level Solutions

- RSCE

$V_T \downarrow$ as $L \uparrow$



- Forward Body-Bias




180nm
130nm
90nm

Building Block Solutions


Rethink your topologies!!

- Examples:
 - 0.18um OTAs
 - $V_T = 500mV = V_{DD}$
 - 90nm OTAs
 - $V_T = 150-300mV$

OTAs: CM Level Shifting




0.5V Gate-Input OTA Stage



- Local Common-Mode Feedback
- Common-Mode Feed Forward Cancellation
- Neg. G Gain Boost


0.5V Two-Stage OTA in 0.18um




- $V_{T,nom}=0.5V$; $CM_{in} 0.4V$

On-Chip Biasing Circuits


Error amp. bias




Gain bias




Level shift bias




OTA (one stage)



DC CM bias



0.5V Two-Stage OTA in 90nm



- $V_{T,nom}=0.3V$; $CM_{in} 0.25V$
- 8dB -G gain boost 1st stage; 45dB DC gain;
- 175MHz GBW; 4pF $C_{L,diff}$; 625 μ W



(c) 2007 Peter Kinget

Bias circuits
not shown
FBB not shown

System Functions


- THA, ADCs
 - Floating switch problem
- RF Receivers & Synthesizers
- Continuous-time filters
 - Tuning challenge

Floating Switch Challenge




Addressing Floating Switches

Low V_{TH} switch




Switched Opamp




[Crols 1994]

CLK Boost or
Bootstrap



[Nakagome 1991][Abo 1999]

Switched R-C



[Ahn 2005]


Addressing Floating Switches

- Low V_T switch devices
- Clock boosting or bootstrap
- Switched opamp
- Switched R-C




- RTO signaling for CT $\Sigma\Delta$ ADCs
- Cascaded sampling to reduce low- V_{TH} switch leakage
- Common-mode level shift

3rd order CT $\Sigma\Delta$ Modulator

Using Active RC integrators





RZ Challenge: Switches at $V_{DD}/2$





Solution: Return-to-Open

When RZ:
(Q=1)

Problem
switches
removed




0.5V 74 dB SNDR 25kHz $\Sigma\Delta$ Modulator



- Operation for $V_{DD} = 0.45V$ to $0.8V$
- Return-to-open architecture, body-input gate-clocked circuits
- 74dB SNDR, 25kHz, 64x OSR, $300\mu W$, $0.18\mu m$ CMOS
- [Pun, Chatterjee, Kinget, ISSCC 06, JSSC 07]

CM Level Shift & Switches


0.5V Differential Track and Hold



- TRACK Phase
- Switch @ 0.4V CM
- Switch @ virtual short
no signal swing across
- Switch: clk gate & body!



CM Level Shift & Switches

0.5V Differential Track and Hold



- HOLD Phase
- Switch @ 0.4V CM
- Switch: no signal swing across
- Switch: clk gate & body!




0.5V 1Msps 60dB T/H amplifier





- True low voltage
- No CLK boosting
- [Chatterjee, Kinget, VLSI 06, JSSC07]

- $0.25\mu\text{m}$ CMOS
- $|V_{TH}| = 0.6\text{V}$
- 60dB SNDR
- 1Msps
- 0.6mA at 0.5V

'Low V_{TH} ' switch leakage:





0.5V 8bit 10Msps Pipelined ADC




- No internal voltage or clock boosting; regular devices; cascaded sampling technique.
- Aux. S/H for the sub-ADC to eliminate front-end SHA.
- 10Msps: SNDR 48dB@101kHz, 43.3dB@4.9MHz.
- 2.4mW in 90nm CMOS [Shen, Kinget, VLSI07].

Tuneable Lossy RC Integrator




**CM Level Shift
Switched Tuning**




[Huang 2001]
(c) 2007 Peter Kinget

**Variable Duty Cycle
Switched-R**





[Kurahashi 2006]

Low-voltage tunable integrator using varactor




0.5V Fully Integrated 5th Order LPF



- Operation at 0.45 V to 0.6 V
- 1.1 mW power dissipation
- 57 dB dynamic range


[Chatterjee, Tsividis, Kinget,
ISSCC05, JSSC05]

A 0.5V 2.4GHz Receiver




- ISM band applications
- Sliding IF topology: only 1 RF Mixer
- LNA, Mixers, VGA + on chip RF, IF & BB filtering

LNA, IMR, & RF Mix




Switched Gm Mixer
[Klumperink 2004]


A 0.5V 2.4GHz Receiver





- Gain 30dB; NF 18dB; IIP3 -22dBm
 - 90nm CMOS
 - 8.5mW
- [Stanic, Balankutty, Kinget, Tsividis, RFIC07]



(c) 2007 Peter Kinget



0.65V/0.5V 2.4-2.6GHz Fractional-N Synthesizer in 90nm CMOS



- VCO swing within the supply rails for reliability.
- Fractional-N DSM dithering shifted to later divider stages to *prevent noise injection into forward biased body*.
- Staggered clock to prevent jittering caused by simultaneous switching.
- ISM Band applications: -120dBc/Hz @ 3MHz for 6mW

[Yu, Kinget, ISSC07]
44



Outlook

Where do we go from here...

- Other nanoscale challenges:
 - Smaller g_m/g_o .
 - Gate & subthreshold leakage.
 - Reduced body effect: $g_{m,b} \downarrow$ for $L \downarrow$.
- Opportunities:
 - Device speed significantly improves.
 - Calibrate using abundant digital gates.
 - FinFETs, dual gate devices,

Nanoscale Opportunities


- FinFETs,
- dual gate devices,




[Mathew 2005]

LV Challenge: Interfaces


0.5 - 1.0V



4dBm (2.5mW) @ 1.0Vpp
-2dBm (0.625mW) @ 0.5Vpp



Power Dissipation Limits



- Noise limited circuits [Vittoz90]:

$$SNR = \frac{V_{RMS}}{\sqrt{v_{n,RMS}^2}}$$

$$\overline{v_{n,RMS}^2} = \frac{kT}{C}$$

$$I_{DC} = 2fC\sqrt{2}V_{RMS}$$

$$P \geq 8kTfSNR^2$$

ideal class B

- Mismatch limited circuits [Kinget96]:

$$Acc = \frac{V_{RMS}}{3\sigma(V_{os})}$$

$$\sigma^2(V_{os}) = \frac{C_{ox}A_{VT}^2}{C}$$



$$I_{DC} = 2fC\sqrt{2}V_{RMS}$$

$$P \geq 24C_{ox}A_{VT}^2fAcc^2$$

Low Voltage Power Penalty

- Finite V_{DSsat} :


$$V_{DD} = 2\sqrt{2} V_{RMS} + 2V_{DSsat}$$



$$\text{PenaltyFactor} = 1 + \frac{2V_{DS,sat}}{V_{DD} - 2V_{DS,sat}}$$

ADC FOM vs V_{DD}

$$\text{FOM} = \frac{P}{2 \times \text{BW} \times 2}$$
$$= \frac{6.02}{SNDR - 1.76}$$



Most data taken from B. Murmann,
“A/D Converter ISSCC Performance Data”

Ultra-low Voltage Analog & RF Design Techniques

- Exploit full device characteristics
 - RSCE, Body-bias
- Rethink your topologies
 - Eliminate stacks, LCMFB, CMFF, Neg. G
- Revise your architectures
 - Eliminate switches, address leakage, revise tuning paradigms

Plenty of open opportunities!!

Acknowledgments


- Collaborators: Y. Tsividis, K. P. Pun (City Univ. Hong Kong), S. Chatterjee (now IIT Delhi), A. Balankutty, Y. Feng, J. Shen, N. Stanic, S. Yu.
- U.K. Moon (Oregon State Univ.) for technical discussions.
- Analog Devices, Bell Labs, Intel, Realtek, Silicon Labs, for financial support.
- Europractice, Philips (now NXP) and UMC for fabrication support.
- Integrand Software for EMX software.

0.5V Analog Roadmap


Complexity ↑

Thank you for
your attention!

90nm
180nm
250nm



Body-input
OTA




Gate-input
OTA & Biasing

0.5V Varactor

CT 74dB 25kHz

$\Sigma\Delta$ A/D




10b 1Ms
THA

Comparators

900MHz RF
Front-end

8b 10Ms A/D

DT $\Delta\Sigma$ ADC



References

- [Rabaey 2006]: J. Rabaey et al., “The roadmap to disappearing electronics and ambient intelligence,” IEEE Circuits and Devices Magazine, pp. 23-29, July/August 2006.
- [Hanson 2006]: S. Hanson et al., “Ultralow-voltage, minimum-energy CMOS,” IBM J. Research & Development, Vol. 50, No. 4/5, pp. 469-490, July/september 2006.
- [Mathew 2004]: L. Mathew et al., “CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET),” IEEE International SOI Conference, 2005.
- [Stathis 200]: J.H. Stathis, “Reliability limits for gate insulator in CMOS technology,” IBM J. Research & Development, Vol. 46, No. 2/3, pp. 265-286, March/May 2002.
- [Karthikeyan 2000] S. Karthikeyan, S. Mortezapour, A. Tammireedi, and E. Lee, “Low-voltage analog circuit design based on biased inverting opamp configuration,” IEEE Trans. Circuits Syst. II, vol. 47, no. 3, pp. 176-184, March 2000.
- [Bult 2000] K. Bult, “Analog design in deep sub-micron CMOS,” in European Solid-State Circuits Conference (ESSCIRC), September 2000, pp. 11-17.