

0.5V Analog Integrated Circuits

Peter Kinget



Columbia Integrated Systems Laboratory



COLUMBIA UNIVERSITY
IN THE CITY OF NEW YORK

Department of Electrical Engineering

(In collaboration with S. Chatterjee and Y. Tsividis)



Columbia Integrated Systems Laboratory

Analog, Digital, Mixed-Mode and RF Integrated Circuits



www.cisl.columbia.edu

Analog, Mixed Signal and RF Integrated Circuit Design Research

Ultra-low voltage circuits: 0.5V

RF integrated oscillators





Ultra-wideband RF circuits

Injection locked circuits

Device mismatch & its influence on Analog & RF ics

Biological Interfaces

Sample of Recent Chips




Outline

- Why 0.5 V Analog Integrated Circuits?
- Design Challenges & Opportunities at 0.5 V.
- 0.5 V Operational Transconductance Amplifiers.
- 0.5 V Biasing circuits.
- 0.5 V Fully Integrated Active RC filter with on-chip automatic tuning.
- Conclusions.

Analog in a *Mixed Signal World*

- Sounds, images, EM waves, are **ANALOG**.
- Information processing & storage are **DIGITAL**.
- System-on-chip is powerful economic paradigm.




- Digital drives technology development & choice.


If Analog can be done in a digital technology,
it will be done.

Most Digital ICs need some Analog!



CMOS Trends: Supply Voltage



CMOS Trends: On chip Clock Speed




MOS transistor



- Transconductor or Current Source
 $V_{DS} > 0.15V$ (for $V_{GS}-V_T \leq 0.2$)
- Switch/Resistor
only for very small signal range !?

$0.24\mu\text{m}/0.36\mu\text{m}$ nMOS
in $0.18\mu\text{m}$ CMOS


Common Source Amplifier



$$V_T = 0.5 \text{ V}$$

$$V_{DS,sat} = 0.15 \text{ V}$$


Common Drain Buffer




$$V_T = 0.5 \text{ V}$$

$$V_{DS,sat} = 0.15 \text{ V}$$


Common Gate Amplifier / Cascode



Differential OTA design challenges



CMFB in Folded Cascode OTA





Common Mode Feedback requires ‘fast’ amplifier operating from $V_{out,CM} = V_{DD}/2$!?

Challenges at 0.5 V

- $V_{DS,sat}$ related challenges:
 - Independent of region of operation!
 - Independent of V_T !
 - Signal swings are limited.
 - Avoid transistor stacks.
- V_{GS} related challenges:
 - Depend on region of operation & ($V_{GS}-V_T$).
 - Depend on V_T !
 - Avoid signal swing on gate.

‘Feedback to the rescue’





[Kar00]
[Bul00]

CM @ OTA-in > CM @ input and output

Opportunities at 0.5 V: MOS 4-terminal device

nMOS circuit equivalent
(deep n-well process)




nMOS cross section
(deep n-well process)

Opportunities at 0.5 V


- Body terminal
 - Signal input: [Guz87]
 - V_{TH} reduction & control [Kob94], [Von94]
 - Bias control
- Latch-up not an issue
 - Assuming V_{DD} and GND are ‘well behaved’.
- Techniques can be ported to ‘double gate’ devices

0.24 μ m/0.36 μ m nMOS
in 0.18 μ m CMOS



0.5 V Body-input OTA

Low-voltage differential-gain stage



Single-stage gain, CMRR

$$A_{\text{diff}} = \frac{g_{mb_1}}{g_{ds_1} + g_{ds_3} + g_{ds_2} + 1/R - g_{mb_3}} \approx 25 \text{ dB}$$

$$A_{\text{cm}} = \frac{g_{mb_1}}{g_{ds_1} + g_{ds_3} + g_{ds_2} + g_{mb_3} + g_{m_1} + g_{m_3}} \approx -11 \text{ dB}$$


Differential mode load: g_{ds}

Common mode load: $(g_{m1} + g_{m3})$

\implies CMRR $\approx 36 \text{ dB/stage}$


$\implies A_{\text{diff}} \approx 25 \text{ dB/stage}$

Two-stage fully-differential OTA




Pole splitting using Miller capacitor

Setup for open-loop measurements



Open loop frequency response




Bulk-input OTA performance


| | Parameter | Measured | Simulated |
|-------------|---|----------------------------|----------------------------|
| Open loop | Area | 0.026 sq mm | |
| | Supply voltage | 0.5 V | 0.5 V |
| | Load cap. | 20 pF | 20 pF |
| | Power dissipation | 110 μ W | 100 μ W |
| | Open-loop dc gain | 52 dB | 48 dB |
| | Open-loop unity-gain BW | 2.5 MHz | 2.4 MHz |
| | Input current @ 27° C | < 1 nA | 0.25 nA |
| | Slew Rate | 2.89 V/ μ sec | 2.92 V/ μ sec |
| | Closed-loop unity-gain BW | 2.2 MHz | 2.0 MHz |
| | CMRR @ 5 kHz | 78 dB | 78 dB |
| Closed loop | PSRR @ 5 kHz | 76 dB | NA |
| | Input ref. noise @ 10 kHz | 280 nV/ $\sqrt{\text{Hz}}$ | 220 nV/ $\sqrt{\text{Hz}}$ |
| | Input ref. noise @ 1 MHz | 80 nV/ $\sqrt{\text{Hz}}$ | 90 nV/ $\sqrt{\text{Hz}}$ |
| | Output amp. (diff) for 1% HD ₃ | 400 mV p-p | |
| | Output clipping level (diff) | 520 mV p-p | |

0.5 V Gate-input OTA


Setting common-mode voltages



0.5 V OTA gate-input stage




Two stage OTA




- Common-mode output of first stage is 0.4 V

Two-stage fully differential 0.5 V OTA with Miller compensation



Open Loop Performance (meas.)




| | [Bla 98] | [Las 00] | [Leh 01] | [Sto 02] | [Fer 96] | [Pel 98] | B-I | G-I |
|----------------------------|-------------|-------------|-------------|--------------|-------------|-------------|------|-------|
| V_{DD} [V] | 1 | 1 | 0.8 | 0.9 | 1.3 | 0.9 | 0.5 | 0.5 |
| A_{DC} [dB] | 49 | 70 | 53 | 70 | 84 | 59 | 52 | 50/62 |
| GBW [MHz] | 1.3 | 0.2 | 1.3 | 6e-3 | 1.3 | 4 | 2.5 | 10 |
| Power [uW] | 300 | 5 | - | 0.5 | 460 | - | 110 | 75 |
| C_L [pF] | 22 | 7 | 20 | 12 | - | 14 | 10 | 10 |
| SE/Diff. | S | S | S | S | S | D | D | D |
| Techn. [um] | 2 | 0.35 | 0.5 | 2.5 | 0.7 | 0.5 | 0.18 | 0.18 |
| Special Devices | Lat. BJT | - | Lat. BJT | Depl. MOS | - | - | - | - |
| 100 η [1/V] | 9.5 | 28 | | 13 | | | 11.4 | 66.7 |


$$\eta = \frac{GBW \cdot C_L}{I_{\text{supply}}}$$

On-chip automatic biasing circuits


On-chip biasing circuits




Error amplifier for biasing




- 20 kHz GBW for 1 pF load
- 2 μ A current
- Controlled body voltage sets the amplifier threshold




OTA dc transfer characteristics and V_{NR} generation



V_{NR} generating circuit





Open Loop Performance (meas.)





0.5 V Continuous time
tunable active RC Filter

0.5 V 5th order elliptic LPF




Filter tuning challenges at 0.5 V


- Gm-C
- MOSFET-C
- Switching banks of R's and C's
- **Varactor-R techniques**



Low-voltage tunable integrator




Die photograph




- 0.18 μm CMOS
- MIM capacitors
- High-res resistors
- Standard V_T
- Triple well devices


Measured filter response for different supply voltages




Measured filter response for different tuning voltages




Measured filter response for different chips



Measured 3rd order inter-modulation



Effect of gain enhancement



Performance summary at 27C

| V_{DD} [V] | 0.45 | 0.50 | 0.55 | 0.60 |
|--------------------------------------|---------------------|-------|-------|-------|
| -3 dB cut-off frequency [kHz] | 135.0 | 135.0 | 135.0 | 135.0 |
| Total current [mA] | 1.5 | 2.2 | 3.3 | 4.3 |
| Noise [μ V rms] | 87 | 74 | 68 | 65 |
| Input [mV rms] (100kHz / 1% THD) | 50 | 50 | 50 | 50 |
| In-band IIP ₃ [dBV] | -5 | -3 | -3 | -3 |
| Out-of-band IIP ₃ [dBV] | 3 | 5 | 3 | 5 |
| Dynamic range [dB] | 55 | 57 | 57 | 58 |
| Tuning range [kHz] | $V_{tune} = V_{DD}$ | 96.5 | 88.0 | 84.5 |
| | $V_{tune} = 0.0$ V | 153.0 | 154.5 | 148.0 |
| VCO feed-thru @280kHz [μ V rms] | 104 | 85 | 72 | 72 |

- Measured CMRR (10 kHz common mode tone): 65 dB
- Measured PSRR (10 kHz tone on power supply): 43 dB

Functionality tested from 5C to 85C at 0.5 V

Conclusions

- Developed true low voltage design techniques for 0.5 V analog circuits.
- Low voltage OTAs designed - can be used as building block in other designs.
- Automatic biasing and tuning through bodies of devices.
- PLL-tuned 5th order elliptic low-pass filter demonstrated.
- Step towards 0.5 V analog circuits for the nano-scale CMOS era

Acknowledgments

- Analog Devices for supporting part of this work.

More details

- [Cha 05] S. Chatterjee, Y. Tsividis, and P. Kinget, "*A 0.5 V filter with PLL-based tuning in 0.18 um CMOS technology,*" in **IEEE International Solid-State Circuits Conference (ISSCC)**, pp. 506-507, February 2005.
- [Cha 04] S. Chatterjee, Y. Tsividis, and P. Kinget, "*A 0.5 V bulk input fully differential operational transconductance amplifier,*" in **European Solid-State Circuits Conference (ESSCIRC)**, pp.147-150, September 2004.

References

- [Guz 87] A. Guzinski, M. Bialko, and J. Matheau, "*Body driven differential amplifier for application in continuous-time active-C filter,*" **Proceedings of ECCD**, pp. 315--319, 1987.
- [Bla 98] B. Blalock, P. Allen, and G. Rincon-Mora, "*Designing 1-V op-amps using standard digital CMOS technology,*" **IEEE Trans. Circuits Syst. II**, vol. 45, pp. 769--780, July 1998.
- [Las 00] K. Lasanen, E. Raisanen-Ruotsalainen, and J. Kostamovaara, "*A 1-V 5 μ W CMOS-opamp with bulk-driven input transistors,*" **43rd IEEE Midwest Symposium on Circuits and Systems**, pp. 1038--1041, 2000.
- [Leh 01] T. Lehmann and M. Cassia, "*1-V power supply CMOS cascode amplifier,*" **IEEE J. Solid-State Circuits**, vol. 36, pp. 1082--1086, July 2001.
- [Sto 02] T. Stockstad and H. Yoshizawa, "*A 0.9-V 0.5- μ A rail-to-rail CMOS operational amplifier,*" **IEEE J. Solid-State Circuits**, vol. 37, no. 3, pp. 286--292, 2002.
- [Fer 96] G. Ferri and W. Sansen, "*A 1.3V opamp in standard 0.7 μ m CMOS with constant gm and rail-to-rail input and output stages,*" **IEEE International Solid State Circuits Conference**, pp. 382--383, 478, 1996.

References

- [Pel 98] V. Peluso, P. Vancorenland, A. M. Marques, M. Steyaert, and W. Sansen, "*A 900-mV low-power $\Delta\Sigma$ A/D converter with 77-dB dynamic range,*" **IEEE J. Solid-State Circuits**, vol. 33, no. 12, pp. 1887--1897, Dec. 1998.
- [Kob94] T. Kobayashi and T. Sakurai, "*Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation,*" in **IEEE Custom Integrated Circuits Conference (CICC)**, May 1994, pp. 271–274.
- [Von94] V. R. Kaenel, M. D. Pardoen, E. Dijkstra, and E. A. Vittoz, "*Automatic adjustment of threshold and supply voltages for minimum power consumption in CMOS digital circuits,*" in **IEEE Symposium on Low Power Electronics**, pp. 78–79, 1994.
- [Kar00] S. Karthikeyan, S. Mortezapour, A. Tammineedi, and E. Lee, "*Low-voltage analog circuit design based on biased inverting opamp configuration,*" **IEEE Trans. Circuits Syst. II**, vol. 47, no. 3, pp. 176–184, March 2000.
- [Bul00] K. Bult, "*Analog design in deep sub-micron CMOS,*" in **European Solid-State Circuits Conference (ESSCIRC)**, September 2000, pp. 11–17.