

24th International
Conference On VLSI Design



10th International Conference
On Embedded Systems

January 2-7, 2011 Indian Institute of Technology Madras, Chennai, India

[Submissions](#) | [Registration](#) | [Conference Agenda](#) | [Location/Travel](#) | [Team Members](#) | [Sponsorship and Exhibition](#) | [Contact Us](#)

[Conference Program](#) ▾

[Home](#)

▾ [Conference Program](#)

▾ [Conference Tutorials](#)

▾ [Industry Forum](#)

▾ [Plenary speakers](#)

Schedule

Tuesday **Wednesday** Thursday

Day 2 - Wednesday, January 5th, 2011

09:00	09:50	Keynote: <u>The Future of Multicore</u> <u>Anant Agarwal (MIT, Tiler)</u>			
09:50	10:40	Keynote: <u>Post-Silicon technologies: Prospects and Perspectives</u> <u>Kaushik Roy (Purdue University)</u>			
10:40	11:20	Break			
		Track A	Track B	Track C	Ind. Forum
11:20	12:35	Session A4: Functional and Timing Verification Chair: Praveen Tiwari A4.1: Auxiliary State Machines and Auxiliary Functions: Constructs for Extending AMS Assertions Subhankar Mukherjee and Pallab Dasgupta <i>IIT Kharagpur</i> A4.2: Variation-Conscious Formal Timing Verification in RTL Jayanand Asok Kumar and Shobha Vasudevan <i>University of</i>	Session B4: Embedded systems optimizations Chair: Preeti Ranjan Panda B4.1: Dual Code Compression for Embedded Systems Kartik Shrivastava and Prabhat Mishra <i>University of Florida, Gainesville</i> B4.2: A Scalable LDPC Decoder on GPU Kiran Kumar Abburi	Session C4: Analog Techniques_I Chair: Shouribrata Chatterjee C4.1: Design of a 20 MHz DC-DC Buck Converter with 84% Efficiency for Portable Applications Ashis Maity, Amit Patra, Norihisa Yamamura and Jonathan Knight <i>Indian Institute of Technology, Kharagpur and National Semiconductor, Tokyo, Japan</i> C4.2: Low Offset, Low Noise, Variable Gain Interfacing Circuit with a Novel Scheme for Sensor Sensitivity and Offset Compensation for MEMS based, Wheatstone Bridge type, Resistive Smart Sensor A. Dutta and T.K. Bhattacharyya	Session IFS3: Future Directions and Applications of Programmable Logic IFS3.1: What's Next in Programmable Logic? Flexible Processing and Greater Applications Siddharth Rele <i>Xilinx</i> IFS3.2: System-on-Chip Modeling using FPGA for Design Verification & HW-SW Co-Design Sabyasachi Dey <i>Qualcomm</i>

*Illinois at
Urbana-
Champaign*

A4.3: A Novel Learning Framework for State Space Exploration based on Search State Extensibility Relation

Maheshwar Chandrasekar and Michael Hsiao
Virginia Tech

IIT Kharagpur

B4.3: Self-Immunity Technique to Improve Register File Integrity against Soft Errors

Hussam Amrouch and Joerg Henkel
Karlsruhe Institute of Technology

C4.3: A Low-Noise Low-Power Noise-Adaptive Neural Amplifier in 0.13um CMOS technology.

Vikram Chaturvedi and Bharadwaj Amrutur
IISc Bangalore, India

IFS3.3: Application Specific Designs for Embedded With Intel Atom

Bhoopalgouda M P
Intel Embedded Communications Group

IFS3.4: Programmable Logic - From Glue Logic to System Platforms and Beyond

Wikneswaran Pillai
CG-CoreEL

12:35 13:45

Lunch

13:45 14:35

Keynote: Designing Analog and RF Circuits in Nanoscale CMOS Technologies: Scale the Supply, Reduce the Area and Use Digital Gates.
Peter Kinget (Columbia University)

14:35 15:50

Session A5: Physical Design Optimizations for Design Closure

Chair: Sridhar Rangarajan

A5.1: Improved timing window overlap check using statistical timing analysis

Sachin Shrivastava and Harindranath Parameswaran
Cadence Design Systems

A5.2: An automated approach for minimum jitter buffered H-tree construction

A. Mandal, N. Jayakumar, K. Bollapalli, S. P. Khatri and R. N.

Session B5: Nanoelectronics

Chair: Vaidyanathan Subramanian

B5.1: Modeling the Effect of Gate Fringing and Dopant Redistribution on the Inverse Narrow Width Effect of Narrow Channel Shallow Trench Isolated MOSFETs

Srabanti Pandit and Chandan Kumar Sarkar
Jadavpur University

B5.2: Development of a Micro-Mechanical Logic Inverter for Low Frequency MEMS Sensor Interfacing

Subha Chakraborty and T K Bhattacharyya
IIT Kharagpur

Session C5: Low Power Architectures and Algorithms

Chair: Madhurima Ghose

C5.1: A General Algorithm for Energy-Aware Dynamic Reconfiguration in Multitasking Systems

Weixun Wang, Sanjay Ranka and Prabhat Mishra
University of Florida, Gainesville

C5.2: Wakeup Time and Wakeup Energy Estimation in Power-Gated Logic Clusters

Vivek T D, Olivier Sentieys and Steven Derrien
IRISA ENSSAT and IRISA IFSIC, France

Session IFS4: New Trends in Embedded Services and Solutions

IFS4.1: Trends in Embedded Design Services

Gopi Bulusu
Sankhya

IFS4.2: Outsourced R&D in the Embedded Space

Kunaal Mahanti
Wipro

Mahapatra
Texas A&M
University,
Juniper
Networks and
NVIDIA

A5.3:
Interconnected
Tile Standing
Wave Resonant
Oscillator based
Clock
Distribution
Circuits

A. Mandal, V.
Karkala, S. P.
Khatri and R. N.
Mahapatra
Texas A&M
University

B5.3: Performance
Comparison of Thin-film
Transistors Fabricated
using Different Purity
Semiconducting
Nanotubes

K. C. Narasimha Murthy
and Roy Paily
IIT Guwahati

C5.3: Trading Accuracy for
Power with an Underdesigned
Multiplier Architecture

Parag Kulkarni, Puneet Gupta
and Milos Ercegovac
UCLA

IFS4.3: Trends in
Embedded
System Market:
Accelerate To
Win

Rajarama Nayak
TCS

15:50 16:15

Tea Break

16:15 17:30

Session A6:
**Embedded
Tutorial 2**

Chair: Adit Singh

**A6.1: Energy
Efficient
Designs with
Wide Dynamic
Range**

Vivek De
Intel

Session B6:
Clock/interconnect

Chair: Ashok Balivada

B6.1: Feedback Based
Supply Voltage Control
for Temperature
Variation Tolerant PUFs

Vignesh Vivekraj and
Leyla Nazhandali
Virginia Tech

Session C6:
Diagnosis and Debug

Chair: Mark Zwolinski

C6.1: Efficient Trace Signal
Selection for Post Silicon
Validation and Debug

Kanad Basu and Prabhat
Mishra
*University of Florida,
Gainesville*

Industry Forum

Panel IFP2:
Embedded
Startups in an
Emerging
Market: Is there a
Recipe for
Success?
Moderator:
Vamsi Bopanna

Panelists:
Satya Gupta
(*Concept2Silicon*)
Manjunatha
Hebbar (*HCL*)
Hemant Kanakia
(*VC*)
Arnob Roy
(*TEJAS*)

**A6.2 Test
Scheduling for
Deep
Submicron
Technologies**

Chunhua Yao,
Kewal Saluja
and
Parameswaran
Ramanathan
*Univ. of
Wisconsin-
Madison*

B6.2: Ensuring On-Die
Power Supply
Robustness in High-
Performance Designs

S. Soman, A. Brahme,
R. Venkatraman, R.
Shaikh, S. Thiyagaraja
and M. Patil
Texas Instruments India

C6.2: Trace Buffer-Based
Silicon Debug with Lossless
Compression

Sandesh Prabhakar, Rajamani
Sethuram and Michael Hsiao
Virginia Tech and Qualcomm

B6.3: Interconnect

C6.3: Multiple fault diagnosis

Modeling,
Synchronization and
Power Analysis for
Custom Rotary Rings

V. Honkote, A. More, Y.
Teng, J. Lu and B.
Taskin
Drexel University

based on multiple fault
simulation using Particle
Swarm Optimization

Subhadip Kundu, Santanu
Chattopadhyay, Indranil Sen
Gupta and Rohit Kapur
IIT Kharagpur and Synopsys

17:30 18:30

18:30 20:30

Break

Awards and Banquet
Real Men Do Real Silicon
Rajeev Madhavan (Magma)

[Home](#) | [Submissions](#) | [Location](#) | [Team Members](#) | [Sponsorship and Exhibition](#)

[Contact Us](#) | [Site Map](#)

[VLSI Design conference](#)

The logos and trademarks used on this site are the property of their respective owners

Web Hosting, Google Apps and Web Design by IBEE

webmaster@vlsiconference.com