# Calibration-Kit Design for Millimeter-Wave Silicon Integrated Circuits

Dylan F. Williams, Fellow, IEEE, Phillip Corson, Member, IEEE, Jahnavi Sharma, Student Member, IEEE, Harish Krishnaswamy, Member, IEEE, Wei Tai, Member, IEEE, Zacharias George, David Ricketts, Paul Watson, Eric Dacquay, Member, IEEE, and Sorin P. Voinigescu, Senior Member, IEEE

Abstract—We study and present design guidelines for thru-reflect-line vector-network-analyzer calibration kits used for characterizing circuits and transistors fabricated on silicon integrated circuits at millimeter-wave frequencies. We compare contact-pad designs and develop fixed-fill contacts that achieve both repeatable and low contact-pad capacitances. We develop a fill-free and mesh-free transmission line structure for the calibration kit and compare it to similar transmission lines with meshed ground plane. We also develop a gold plating process that greatly improves contact repeatability, permitting the use of redundant multiline calibrations. This in turn simplifies the development of an error analysis. Finally, we apply the technique to state-of-the-art transistor characterization, and present measured results with uncertainties.

*Index Terms*—Calibration, measurement, millimeter wave, scattering parameters, silicon, transistor, uncertainty, vector network analyzer.

### I. INTRODUCTION

E STUDY the contact pads, ground-plane meshes, and number of transmission lines used in millimeter-wave thru-reflect-line (TRL) vector-network-analyzer calibration kits fabricated in the IBM 45-nm complementary metal–oxide–semiconductor (CMOS) silicon-on-insulator SOI12S0 integrated-circuit process.<sup>1</sup> This leads to straightforward guidelines for calibration-kit design. We then apply the calibration kits to transistor characterization and explore their frequency limitations.

Digital Object Identifier 10.1109/TMTT.2013.2265685

<sup>1</sup>We use brand names only to better specify the experimental conditions. The National Institute of Standards and Technology does not endorse commercial products. Other products may work as well or better.

Vector-network-analyzer calibrations used to characterize silicon transistors are usually performed on commercial impedance-standard substrates fabricated on an alumina substrate with a short-open-load-thru (SOLT), line-reflect-match (LRM) [1], line-reflect-reflect-match (LRRM) [2], or similar calibration algorithm. This first tier calibration moves the calibration reference plane "to the probe tips." The first-tier probe-tip calibration is then often followed by a second-tier calibration intended to move the calibration reference plane from the probe tips to the transistor terminals [3]–[5]. These second tier calibrations are used to subtract out the electrical parasitics associated with contact pads, short transmission lines in the interconnect stack separating the contact pads from the transistors, and access vias connecting those transmission lines to transistors fabricated in the silicon substrate.

The TRL calibration method avoids calibrating at the probe tip, where the lack of a transmission line makes it difficult to rigorously define voltages, currents, and wave parameters. The TRL calibration is unique in that it puts the calibration reference plane directly in a transmission line where wave parameters, voltages, and currents can be rigorously defined. The TRL calibration does this by measuring traveling-wave amplitudes in a single-mode transmission line at the center of a thru with no recourse to any assumptions with respect to symmetry, loss, or the lumped-element nature of the standards [6]. For this reason, the TRL calibration has been adopted as the calibration of reference for coaxial measurements at microwave frequencies.

References [7] and [8] introduced an accurate approach for determining the characteristic impedance of small printed transmission lines from the propagation constant measured by the TRL calibration. This advance allows the reference impedance of on-wafer TRL calibrations to be accurately set to 50  $\Omega$  when the lines are quasi-TEM and employ low-loss dielectrics, and has led to the TRL calibration also being adopted as the calibration of reference for on-wafer measurements at microwave frequencies [2]; [9]–[11]. Furthermore, approaches that make use of redundant calibration standards [12]–[15] have overcome the bandwidth limitations of the early TRL algorithms.

Since the TRL calibration makes few assumptions about the calibration standards, it is particularly well suited to performing measurements at millimeter-wave frequencies and beyond. Seo *et al.* estimated increases in the capacitance due to fill and resistance due to ground-plane meshing in TRL calibrations performed in transmission lines fabricated in silicon interconnect stacks with a 65-nm IBM process [16]. Seo *et al.* not only performed TRL calibrations in these lines, but used them in amplifier matching networks. Recent work on calibrations in thin

Manuscript received March 09, 2013; accepted May 07, 2013. Date of publication June 14, 2013; date of current version June 28, 2013. This work was supported by the Defense Advanced Research Projects Agency (DARPA) under the ELASTx Program.

D. F. Williams is with the National Institute of Standards and Technology, Boulder, CO 80305 USA (e-mail: dylan@boulder.nist.gov).

P. Corson is with IBM Semiconductor Research and Development Center, Essex Junction, VT 05452 USA.

J. Sharma and H. Krishnaswamy are with the Department of Electrical Engineering, Columbia University, New York, NY 10027 USA.

W. Tai, Z. George, and D. Ricketts are with the Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA 15213-3890 USA.

P. Watson is with the Air Force Research Laboratory, Wright Patterson Air Force Base, Dayton, OH 45433-7132 USA.

E. Dacquay and S. P. Voinigescu are with the Electrical and Computer Engineering Department, University of Toronto, Toronto, ON M5S 3G4, Canada.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

polymer microstrip transmission lines has demonstrated accurate transistor characterization to 750 GHz with the TRL approach [17]. The fundamental nature of the TRL calibration also simplifies the development of error analyses, and reasonable error estimates can be obtained simply with the use of the same redundant calibration standards used to extend the bandwidth of the calibrations [13]–[15].

TRL calibrations are not typically used to characterize silicon transistors in part because of the expense of fabricating the TRL standards on the silicon die, the difficulty of repeatedly forming good contacts with the aluminum or copper contact pads on the silicon die, the difficulty of performing accurate measurements at very low frequencies with TRL calibrations, and the availability of commercial impedance-standard substrates supporting short-open-load, LRM, and similar lumped-element-based calibrations with good accuracy at frequencies suitable for characterizing slower silicon devices. Layout and automated testing is also complicated by the need for transmission lines of different lengths. As a result, most silicon transistors are characterized by building microstrip lines, or closely related conductor-backed coplanar lines, in the metal interconnect stack, typically using multilayered grounds stitched together with vias, and off-wafer lumped-element calibrations with easy-to-contact gold-plated contact pads.

However, as the speed of silicon transistors has improved so has the need for accurate high-frequency vector-network-analyzer calibrations for characterizing transistors fabricated on silicon. In this paper, we examine the fundamental limitations of TRL calibrations performed in the interconnect stack of the SOI12S0 integrated-circuit process. We show that gold plating can be used to improve the repeatability of contacts to transmission lines fabricated on silicon die. This greatly improves the accuracy and reliability of TRL calibrations performed directly on silicon wafers. We also show that field penetration into the silicon is low, allowing the methods described in [7] and [8] to be used to set the reference impedance of the TRL calibration accurately, and that the loss of the small microstrip lines fabricated in the interconnect stack is not too large to prevent the algorithm from converging. We demonstrate the TRL calibration in the SOI12S0 integrated-circuit process with transistor measurements at millimeter wavelengths, and show that the calibration continues to behave well far into the sub-millimeter wavelength region.

#### II. TRL CALIBRATION KIT

Fig. 1 shows a photograph of a typical test structure we fabricated with its contact pads and  $150-\mu$ m-long microstrip access lines, as well as a sketch of the cross section of the microstrip transmission lines we used. We used contact pads and access lines of the same design for the test structures, devices-undertest, and in the calibration kit to minimize calibration and measurement errors.

We supplemented the 300- $\mu$ m-long thru line in the TRL calibration kit with a pair of symmetric shorts offset by 150  $\mu$ m from the contact pads, and four transmission lines of additional length 200, 300, 800, and 2000  $\mu$ m. This design sets the initial reference plane of the TRL calibration 150  $\mu$ m from the contact pads in the center of the thru line. This position corresponds to



Fig. 1. Transmission-line calibration artifacts and test structures we employed. The interconnect stack supports 11 levels of metal: LB, UB, UA, B3, B2, B1, C2, C1, M3, M2, and M1. (a) Photograph of a test structure showing the contact pads, access lines, and device-under-test. The signal contact pads are  $40 \mu m$  long and  $30 - \mu m$  wide, and are separated from the ground contact pads by  $15 \mu m$ . Some of the automated fill on the top metal layers can be seen in the photograph. The photograph also shows some inadvertent top-metal-level fill directly around the contact pads that we could have eliminated with an additional exclusion layer. (b) Cross section of the transmission line.

the input at the left of the transistor, as shown in the figure. The multiple lines allow us to perform broadband TRL calibration.

We fabricated the access lines and transmission lines used in the TRL calibration kit in the interconnect stack of the IBM 45-nm CMOS silicon-on-insulator SOI12S0 integrated-circuit process (see Fig. 1). That technology supports three thick metal and dielectric layers at the top of the interconnect stack. We fabricated our transmission-line center conductor in the topmost LB layer, and were able to completely suppress metal fill in the two UA and UB layers below this topmost LB layer over a 24- $\mu$ m width while adhering to the design rules. The center conductor was 6- $\mu$ m wide and supported by approximately 6.275  $\mu$ m of dielectric with a relative dielectric constant of about 4.0. This put the nominal characteristic impedance of the transmission lines at about 75  $\Omega$ , a reasonable match to our nominally 50- $\Omega$  probes.

To set the reference impedance of the TRL calibration to 50  $\Omega$ , we first determined the capacitance per unit length of the line at low frequencies with the load method of [8]. However, as

we did not have an on-wafer load, we used an off-wafer load instead, potentially adding some error into the overall reference impedance of the calibration. We then determined the actual characteristic impedance of the lines from the measured propagation constant with the method of [7], which works well in lowloss dielectrics. This provided us with the information needed to account for the complex characteristic impedance of these transmission lines and to transform the reference impedance of the TRL calibration to 50  $\Omega$ . This correction is important even when nominally 50- $\Omega$  transmission lines are used in the calibration because the actual characteristic impedance of printed lines becomes large at low frequencies as the resistance per unit length of the lines becomes comparable to the inductive reactance per unit length of the lines.

We formed the ground plane from the fourth level of metal (B3) from the top of the interconnect stack. This solid level of metal was 12- $\mu$ m wide and approximately 255-nm thick. To meet the design rules for the IBM process, we added 3- $\mu$ m-wide strips of B3 metal spaced 3  $\mu$ m from these 12- $\mu$ m-wide ground lines and tied the ground plane together with 7.6- and 7.0- $\mu$ m-wide strips in the next two higher levels of metal UB and UA, as shown in Fig. 1. We also meshed together all of the lower levels of metal below the B3 ground plane.

### III. CONTACT-PAD DESIGN

We optimized our calibration-kit design to reduce contact-pad capacitance and improve contact resistance.

## A. Contact-Pad Capacitance

The TRL calibration corrects for the electrical behavior of the vector network analyzer, probes, contact pads, and accesses lines. After the calibration is performed, the measurement reference plane is set in the center of the thru, and the initial reference impedance of the calibration is transformed to 50  $\Omega$ .

Although the calibration corrects for the capacitance of the contact pads, the capacitance of the pads is large enough at millimeter-wave frequencies to adversely impact measurements. For example, a contact-pad capacitance of 17 fF corresponds to a shunt impedance of less than 100  $\Omega$  at 100 GHz, a parasitic that is of the same order of magnitude as the impedance of the measurement system. Equally important, the calibration does not correct for differences in contact-pad capacitance from calibration artifact to calibration artifact and from calibration artifact to device-under-test.

Reference [18] suggests opening windows under contact pads to reduce pad capacitance. However, this approach was developed for interconnect stacks with only a few metal layers and thinner dielectrics than in the IBM technology, and our electromagnetic simulations indicated that this approach does little to reduce contact-pad capacitance in this technology.

To minimize the impact of contact-pad capacitance in our technology, following [18], we first selected a 40- $\mu$ m-long by 30- $\mu$ m-wide contact pad. This was the smallest size we felt that we could make these contact pads without adversely impacting contact reliability.

We then investigated the impact of fill strategy on the capacitance of the contact pad. Fig. 2 shows the measured capacitance



of several contact pads with this geometry as a function of the type of fill used under the contact pads. The dashed curve marked with hollow circles and labeled "DV" corresponds to opening a hole in the passivation over a 40- $\mu$ m-long by 30- $\mu$ m-wide contact pad and allowing the automated IBM routines to place fill under and around the pad. The solid curve marked with hollow circles corresponds to the same pad, except that fill was suppressed around its periphery. The figure shows that suppressing the fill around the pad significantly reduces contact-pad capacitance.

The curve labeled "BONDPAD" corresponds to the same contact pad, but uses fill automatically generated by IBM to reduce the capacitance of wire-bond pads. Using this special fill pattern further reduces the capacitance of the contact pad. The figure also shows that eliminating the fill around the periphery reduces the capacitance of these contact pads even further.

While the capacitance of contact pads using fill automatically generated by IBM to reduce the capacitance of wire-bond pads is low, the actual placement of the fill depends on nearby structures, potentially changing the capacitance of the pad. Since the calibration does not correct for changing pad capacitances, we took extra steps to ensure the uniformity of the contact-pad capacitance over the die by replacing the automatically generated IBM fill with a fixed fill pattern. This fixed fill pattern is similar to the actual automated fill patterns generated by the IBM fill software. The capacitance of this contact pad is labeled "Fixed fill" in Fig. 2, and is nearly equal to that of the low-capacitance IBM "BONDPAD" fill with fill suppression around the pad periphery. However, it has the additional advantage that the fill pattern is independent of position on the die. For this reason, we used this fixed fill pattern under the contact pads that we used in our TRL calibration kit and test structures.

## B. Contact-Pad Metallization

The IBM process we used employs aluminum for the topmetal level. However, obtaining reliable probe connections to aluminum contact pads, which oxidize quickly, is very challenging, and can depend both on the type of probe employed, the number of previous contacts on the pad, and the skill of the





Fig. 3. Measured contact resistances.

operator. For example, [4] showed that errors due to contact-pad repeatability dominate over errors due to test-set drift over an 8-h period. To remedy this, we developed a process based on [19] and [20] for gold plating the aluminum contact pads fabricated at IBM.

Fig. 3 compares measurements of the total resistance of the bias tee, probe, contact, line, and via of six offset shorts using a standard microwave probe with beryllium-copper tips. Two of the offset shorts had pads that were plated with gold, and four of the offset shorts had bare aluminum pads. Fig. 3 shows clearly that the gold-plated pads improve the dc contact resistance significantly.

Fig. 4(a) and (b) compares repeated measurements of the reflection coefficient of a short with and without gold-plated contact pads using the same probes and operator. Again, the improvement in contact repeatability is evident. These observations are consistent with those of [4], which also demonstrated that contact-pad resistance is more difficult to control on aluminum pads than on gold pads.

Of course, we might have obtained better results on the bare aluminum pads had we used probes designed specifically for that purpose. Nevertheless, the improvement we obtained in contact repeatability by gold-plating our contact pads with our probes designed with beryllium-copper tips was fairly dramatic, and might expect benefits even with probes developed specifically for aluminum pads as well. Finally, we noted a strong correlation between the RF repeatability of our probes and the dc repeatability. This suggests that monitoring dc resistance during microwave measurements as a tool for detecting poor contact repeatability at microwave frequencies.

## **IV. REFERENCE IMPEDANCE**

We mentioned above that we set the reference impedance of the TRL calibration to 50  $\Omega$  with the capacitance per unit length of the line at low frequencies determined from the load method of [8] and the measured propagation constant [7]. This procedure requires a constant capacitance C per unit length of transmission line and a small  $G/\omega C$ , where G is the conductance per unit length of the transmission line. These conditions are usually satisfied when low-loss dielectrics are used in the



Fig. 4. Comparison of measurements of offset shorts made with bare and goldplated aluminum contact pads. (a) Repeatability of the reflection coefficient of a short measured with gold-plated aluminum contacts. (b) Repeatability of the reflection coefficient of a short measured with standard aluminum contacts.

construction of the transmission lines, and previous comparisons to calibrations on an impedance-standard substrate indicate that most transmission lines in a silicon interconnect stack meet these criteria [5].

We used an approximate SOLT probe-tip calibration performed on a commercial calibration substrate and the calibration comparison method of [21] to verify, to the extent possible, the accuracy of the reference impedance of our TRL calibration, and thus our assumption of constant capacitance C per unit length of transmission line and a small  $G/\omega C$  in our transmission lines. This approach is similar to that employed in [22]. As we cannot expect the SOLT calibration to be accurate at high frequencies, and the TRL calibration fails at very low frequencies, we only expect this comparison between the two calibrations to work well only at moderate microwave frequencies.

Fig. 5 shows the reference impedance of the TRL calibration that we estimated from this approach. Most importantly, the imaginary part of the reference impedance appears linear. This is more likely due to an error in the inductance of the resistor suggested by the manufacturer for use in the SOLT calibration,



Fig. 5. Reference impedance of our TRL calibration determined by comparison to a probe-tip SOLT calibration.

than to loss in the dielectric material in the interconnect stack, which would typically manifest itself as a constant loss tangent, and thus, a constant offset in the imaginary component of the TRL reference impedance.

The 0.5- $\Omega$  offset in the low-frequency limit of the real part of the reference impedance of the TRL calibration indicates an error in setting the dc value of the capacitance C in the TRL algorithm [7], [8]. This offset is not surprising, given that we did not have an on-wafer resistor with which to estimate the capacitance per unit length of our transmission lines.

Finally, the figure shows a weak resonance in the reference impedance at about 35 GHz. It may be due to a problem with the SOLT calibration, with the approximations involved in the calibration comparison method itself [21], or a manifestation of unexpected behavior in the dielectrics in the interconnect stack in which we built our transmission lines. Without further information, we are unable to identify the source of this behavior.

#### V. GROUND-PLANE DESIGN

The transmission lines we employed were fabricated on top of a lossy doped silicon substrate. Furthermore, ground planes in this technology are often meshed, raising the possibility that fields might penetrate through them and into the silicon substrate, and potentially violate the key assumptions of constant capacitance and zero conductance used to set the reference impedance to 50  $\Omega$ . While we did not see evidence of this in the reference impedance we estimated in Section IV from the calibration-comparison method, we further searched for evidence of field penetration through our ground planes by constructing transmission lines with thinner ground planes and constructing transmission lines with floating fill, and comparing them to our nominal transmission lines. Our intent was to try to detect any issues with field penetration or fill by exaggerating them in these additional transmission lines, and then comparing them to our nominal transmission lines.

As indicated in Fig. 1, the IBM technology we used affords a great deal of flexibility in the construction of the ground plane. We chose B3, the fourth level of metal from the top, for the nominal ground planes we used in our TRL calibrations. We chose B3 in part because the IBM design rules do not require this metal level to be meshed over a 12- $\mu$ m width, and in part because the lower levels of metal and dielectrics are so thin that using B3 for the ground does not significantly decrease the overall dielectric thickness. Furthermore, we meshed all of the lower levels of metal available to us together, and attached them to B3 with periodic vias, limiting field penetration through the metals to the greatest extent possible. Thus, our nominal approach should minimize field penetration into the substrate, and best satisfy the conditions of constant capacitance and small conductance required by the calibration, while keeping the impedance of the lines high.

To verify the conditions C constant and  $G/\omega C$  are also small when the ground planes are thinner, contain floating fill, or are meshed, we fabricated two additional TRL calibration kits comprised of a thru-line and an additional 650- $\mu$ m-long line. The first calibration kit used the ground-plane design shown in Fig. 1, except that the grounded UA and UB strips were replaced with floating islands. The second calibration kit used a meshed ground plane in the bottom three levels of metal M1, M2, and M3 in the interconnect stack. These three lowest metal levels are approximately 140-nm thick, meshed, and tied together with arrays of vias.

We used the calibration-comparison method of [2] with the recommended algorithm of [21] to compare these two transmission lines to our nominal transmission line shown in Fig. 1. This allowed us to estimate the characteristic impedance of these transmission lines from the characteristic impedance of our nominal lines calculated from the constant-capacitance assumption of [7]. We then used the propagation constants of these lines estimated from the TRL calibrations to estimate the capacitance and conductance per unit length of the lines shown in Fig. 6. The curve labeled "Floating UA and UB islands" correspond to the configuration of Fig. 1 with floating UA and UB islands instead of strips tied to ground with arrays of vias, and the curve labeled "M1–M3 meshed ground" corresponds to our meshed ground plane in the lowest three metal levels M1, M2, and M3.

## A. Capacitance and Conductance Per Unit Length

First, we note from that the measured capacitances per unit length of the transmission lines in Fig. 6(a) compare well with the fixed capacitance of 1.55 pF/cm we estimated for our nominal transmission lines shown in Fig. 1 with the load method of [8] below 50 GHz. While we must treat the measurements above 50 GHz with some caution, as the approximations that we employed to estimate the parameters plotted in Fig. 6 begin to fail at higher frequencies [21] and the larger deviations above 90 GHz may be due to instrumentation errors, these measurements are a good indication that the capacitances of all of the lines are roughly constant below 50 GHz.

We also conclude from Fig. 6(a) that the meshed ground plane fabricated on the lowest metal levels does not allow significant energy to leak through the ground plane and into the lossy silicon beneath at frequencies below 50 GHz, which would be evidenced by significant values of  $G/\omega C$ . This is extremely significant from the point of view of calibration-kit design because the skin depth prevents field penetration through the ground plane at higher frequencies. Thus, we expect field penetration into the



Fig. 6. Comparison of measured and simulated transmission-line parameters.(a) Measured capacitance and conductance.(b) Simulated conductance.(c) Resistance and inductance.

lossy silicon substrate to be a low-frequency phenomenon, and a lack of measured low-frequency field penetration indicates that we should not have field penetration at higher frequencies either.

Fig. 6(b) shows results of HFSS simulations we performed to further verify our conclusions regarding the behavior of  $G/\omega C$ . To increase accuracy, we substituted the fields from our HFSS simulations into the perturbation expressions in [6, eqs. (33)–(36)] for the capacitance C, inductance L, conductance G, and resistance R per unit length of the rectangular waveguide. These expressions are

$$C = \frac{1}{|v_0|^2} \left[ \int_S \varepsilon' |e_t|^2 \,\mathrm{d}S - \int_S \mu' |h_z|^2 \,\mathrm{d}S \right]$$

$$L = \frac{1}{|i_0|^2} \left[ \int_S \mu' |h_t|^2 \,\mathrm{d}S - \int_S \varepsilon' |e_z|^2 \,\mathrm{d}S \right]$$

$$G = \frac{\omega}{|v_0|^2} \left[ \int_S \varepsilon'' |e_t|^2 \,\mathrm{d}S + \int_S \mu'' |h_z|^2 \,\mathrm{d}S \right]$$

$$R = \frac{\omega}{|i_0|^2} \left[ \int_S \mu'' |h_t|^2 \,\mathrm{d}S + \int_S \varepsilon'' |e_z|^2 \,\mathrm{d}S \right] \qquad (1)$$

where the integrals are performed over the cross section of the guide,  $i_0$  is defined by  $v_0 i_0 * = p_0$ ,  $\varepsilon = \varepsilon' - j\varepsilon''$ , and  $\mu = \mu' - j\mu''$ .

The solid curves in Fig. 6(b) show the total value of  $G/\omega C$ we calculated for a microstrip line fabricated in this technology with solid metal or meshed M1–M3 ground planes, while the dashed curves in Fig. 6(b) exclude the fields in the metals from the expressions in (1) and show only the component of  $G/\omega C$ due to the field that penetrates into the silicon dielectric. The dashed lines show that the component of  $G/\omega C$  due to field penetration into the silicon is very small, confirming our measured results and giving us confidence in the reference-impedance transformation we must apply in our TRL calibration.

The solid lines also indicate that the total value of  $G/\omega C$  including transverse currents in the metals is small as well. However, the total values of  $G/\omega C$  in Fig. 6(b) should be treated with caution, as we found it difficult to obtain good convergence for the transverse currents in the metal, particularly when the metal was meshed. Thus, while these results further support our measurements by indicating that the total values of  $G/\omega C$  are small in these lines, it would not be appropriate to draw further conclusions regarding the actual magnitudes of  $G/\omega C$  in these lines.

#### B. Inductance and Resistance per Unit Length

Finally, Fig. 6(c) shows a modest increases in the inductance L and resistance R per unit length of our two transmission lines when compared to the nominal design of Fig. 1 below 50 GHz, where the frequencies are low enough that we can have confidence in the measured estimates in Fig. 6. However, these modest increases in R and L are not particularly significant from a calibration point of view, as they are estimated in our calibration procedure from our measured propagation constant [7]. In fact, the modest increase in the resistance R per unit length when the metal is meshed gives us greater confidence that  $G/\omega C$  should not increase greatly when the metal ground plane is meshed.

Thus, we see that, while we choose a very conservative approach to ground-plane design that backs a solid metal B3 ground with a stack of meshed grounds underneath to minimize field penetration into the silicon substrate, our results indicate that even designs with only a few meshed metal levels in the ground should prevent significant field penetration into the silicon substrate. Finally, due to the inherent errors in our estimates of the transmission-line parameters of the transmission lines employing floating islands and M1–M3 meshed ground planes outlined in [21], it is difficult to draw conclusions about the behavior of these transmission lines above 80 GHz from the data plotted in Fig. 6. Nevertheless, the data below 50 GHz are quite comforting, and a good indication that TRL calibration kits based on any of these lines should perform well over the entire band.

## VI. TRANSISTOR MEASUREMENTS

We applied our calibration to the characterization of a silicon nFET power transistor with 40 fingers of width 770 nm and a minimum length of 40 nm designed for use at millimeter-wave frequencies. The gate was contacted on a single side, while the source and drain both exit on the opposite side of the gate in order to reduce parasitic capacitance. The sources connect directly to the ground plane. The drains are tapered while moving up through the metal stack to make contact with the signal line of the microstrip feeds.

## A. Coupling Corrections

We first investigated the impact of the coupling corrections investigated in [17] because that reference showed significant improvements in millimeter-wave transistor scattering-parameter measurements of heterojunction bipolar transistors designed for use at terahertz frequencies. Fig. 7 compares the magnitude and phase of scattering-parameter measurements of a power transistor we designed for use at millimeter-wave frequencies with and without coupling corrections. These measurements were corrected to the initial reference plane of the TRL calibration, and we did not attempt to move that reference plane to the transistor contacts. The figure shows that the differences are very much smaller than those observed in [17]. This could be due to the larger size of the transistors we designed for this IBM technology, or to differences in contact pads, access lines, or probes.

## B. Uncertainties

We also performed an uncertainty analysis to assess the overall accuracy of our measurement and calibration procedures. We used the orthogonal-distance regression algorithms of ODRPACK [23], as implemented in [13] and [14], to estimate the uncertainty in our TRL calibration from the lack of fit of the overdetermined measurements of the TRL calibration standards to the VNA calibration model. To capture drift in the VNA and the cables, we included calibration measurements performed both before and after the transistor measurements.

We added estimates of the uncertainty in the crosstalk corrections to these errors. As we have found that corrections due to crosstalk are unreliable, we estimated the standard uncertainty in our crosstalk corrections as equal to half of the values of the corrections themselves. We also assumed a coverage factor of two for the uncertainty in the crosstalk terms. We then propagated these errors through the de-embedding procedure to assess its impact on the transistor parameters.

Fig. 8 shows measurements of the gain of our transistor and 95% confidence intervals. As we did not attenuate the signals



Fig. 7. Comparison of transistor scattering parameters with and without coupling corrections. (a) Magnitude comparison. (b) Phase comparison.

from the vector network analyzer for these measurements, the response of our transistors was not quite linear, which may explain in part why some of the variation in our measurements may seem somewhat large compared to our 95% confidence intervals. For example, the uncertainty analysis does not account for a jump in power level at 67 GHz from approximately -17 dBm to about +5 dBm where the test-set configuration changes automatically inside our vector network analyzer. Nevertheless, our 95% confidence intervals do seem representative of our actual uncertainties.

## VII. FREQUENCY LIMITATIONS

The lateral dimensions of the transmission lines we used in our calibration kits are small enough, and the dielectrics are of high-enough quality, that it seemed possible that our transmission lines might be useful not just for calibrations at millimeter-wave frequencies, but also in the sub-millimeter-wave region. Fig. 9 shows the measured effective dielectric constant, which is a normalized form of the propagation constant [6], and the attenuation of transmission lines fabricated in the IBM technology with a  $4-\mu$ m-wide center conductor and the same meshed M1–M3 ground-plane design we discussed earlier.



Fig. 8. Measurements of transistor gain with 95% confidence limits.



Fig. 9. Comparison of measured propagation constants and attenuation. (a) Effective dielectric constant. (b) Attenuation.

This curve is dashed in the figure and labeled "IBM 45 nm SOI." The contact pads on this wafer were also gold plated. We compared these measurements to measurements performed on



Fig. 10. Magnitude and phase of the scattering parameters of two Beatty standards.

 $22-\mu$ m-wide gold microstrip lines fabricated on a  $8-\mu$ m-thick bisbenzocyclobutene-based (BCB) monomers film designed for measurements at terahertz frequencies [17], which are labeled "THz BCB."

The propagation constants determined by TRL calibrations in the two technologies are remarkably similar. While the loss (as reflected by the imaginary part of the effective dielectric constant) and real part of the effective dielectric constant of the transmission lines in the IBM technology are greater than those of the BCB-based microstrip lines, they were not lossy enough to prevent TRL calibration from failing at these sub-millimeter wavelengths.

More importantly, at high frequencies the effective dielectric constant is smooth and well behaved, and does not display resonances of other characteristics that might indicate radiation, multimode propagation, or other problems in the transmission lines at these frequencies. While the attenuation of our silicon transmission lines in Fig. 9(b) is much higher than that of the terahertz lines, they are both still well behaved below 325 GHz, and reasonably well behaved in the 325–500-GHz band. Furthermore, we note that the most significant noise in the measurements between 325–400 GHz are present in both the terahertz BCB and the IBM 45-nm SOI measurements, an indication that the root cause of this noise is more likely due to instrumentation problems than the calibration artifacts.

Fig. 10 shows measurements of two Beatty standards that are a half wavelength long at about 420 GHz. Here again, the measurements, while not as accurate at submillimeter wavelengths as in the millimeter-wave region, are quite well behaved below 325 GHz, and reasonably well behaved in the 325–500-GHz band.

## A. Multiline Calibrations

Single-line TRL calibrations typically fail whenever the length of the transmission line reaches a multiple of a half-wavelength long. This happens because the scattering parameters of the line in the calibration kit cannot be distinguished from the scattering parameters of the thru when the line



Fig. 11. Comparison of reflection coefficients of a Beatty line calibrated with a thru, reflect, and 1-mm line, and with a thru, reflect, and all lines.

is a multiple of a half-wavelength longer. However, this is not true if the transmission lines are so lossy that the attenuation of the line is significantly greater than the attenuation of the thru due to the line's additional length.

We performed a short investigation to see if the high loss of our silicon transmission lines could be actually used to reduce the number of transmission lines in our calibration kit, and thus reduce its size. Fig. 11 shows a typical comparison of reflection coefficients of one of our Beatty lines measured with a TRL calibration kit using a thru, reflect, and all of the lines, and a thru, reflect, and 1-mm line. The arrows at the bottom of the graph indicate the locations where the 1-mm line is an integer multiple of a half-wavelength long. It is clear from the figure that the calibration using only the 1-mm line fails these locations, indicating that the loss in our transmission lines fabricated in the IBM technology was not large enough to allow us to accurately calibrate our vector network analyzer when the line was a multiple of a half-wavelength longer that the thru line. Thus, we conclude that obtaining accurate TRL calibrations in the transmission lines we used at sub-millimeter wavelengths will require multiline calibrations.

#### VIII. CONCLUSION

We have shown that the TRL calibration algorithm provides an accurate alternative to lumped-element calibrations that is well suited to measurements at millimeter and sub-millimeter wavelengths. We investigated possible sources of error, including field penetration through meshed ground planes, metal contact repeatability, and contact-pad capacitance. We showed that contact repeatability can be improved by plating the aluminum pads with gold and developed a pad design that reduces the magnitude and variation of contact-pad capacitances. Finally, we applied the approach to transistor characterization and presented uncertainties for those measurements.

#### ACKNOWLEDGMENT

This work is a publication of the National Institute of Standards and Technology, an agency of the U.S. government, and is not subject to U.S. copyright. The views, opinions, and/or findings contained in this article are those of the author and should not be interpreted as representing the official views or policies, either expressed or implied, of either the Defense Advanced Research Projects Agency or the Department of Defense.

#### References

- R. Doerner and A. Rumiantsev, "Verification of the wafer-level LRM+ calibration technique for GaAs applications up to 110 GHz," in *ARFTG Conf. Dig.*, Jun. 2005, vol. 65, pp. 15–19.
- [2] D. F. Williams, R. B. Marks, and A. Davidson, "Comparison of on-wafer calibrations," in *Automat. RF Tech. Group Conf. Dig.*, Dec. 1991, vol. 38, pp. 68–81.
- [3] A. Rumiantsev, P. Sakalas, N. Derrier, D. Celi, and M. Schroter, "Influence of probe tip calibration on measurement accuracy of small-signal parameters of advanced BiCMOS HBTs," in *IEEE Bipolar/BiCMOS Circuits Technol. Meeting*, Sep. 2011, pp. 203–206.
- [4] A. Rumiantsev, S. L. Sweeney, and P. L. Corson, "Comparison of on-wafer multiline TRL and LRM+ calibrations for RF CMOS applications," in *Automat. RF Techn. Group Conf. Dig.*, Oct. 2008, vol. 72, pp. 132–136.
- [5] A. Rumiantsev, P. L. Corson, S. L. Sweeney, and U. Arz, "Applying the calibration comparison technique for verification of transmission line standards on silicon up to 110 GHz," in *Automat. RF Techn. Group Conf. Dig.*, Dec. 2009, vol. 73, pp. 1–6.
- [6] R. B. Marks and D. F. Williams, "A general waveguide circuit theory," J. Res. Nat. Inst. Standards Technol., vol. 97, no. 5, pp. 533–562, Sep. 1992.
- [7] R. B. Marks and D. F. Williams, "Characteristic impedance determination using propagation constant measurement," *IEEE Microw. Guided Wave Lett.*, vol. 1, no. 6, pp. 141–143, Jun. 1991.
- [8] D. F. Williams and R. B. Marks, "Transmission line capacitance measurement," *IEEE Microw. Guided Wave Lett.*, vol. 1, no. 9, pp. 243–245, Sep. 1991.
- [9] D. F. Williams and R. B. Marks, "Calibrating on-wafer probes to the probe tips," in *Automat. RF Techn. Group Conf. Dig.*, Dec. 1992, vol. 40, pp. 136–143.
- [10] R. B. Marks and D. F. Williams, "Verification of commercial probe-tip calibrations," in *ARFTG Conf. Dig.*, Dec. 1993, vol. 42, pp. 37–44.
- [11] D. F. Williams and R. B. Marks, "LRM probe-tip calibrations using nonideal standards," *IEEE Trans. Microw. Theory Techn.*, vol. 43, no. 2, pp. 466–469, Feb. 1995.
- [12] R. B. Marks, "A multi-line method of network analyzer calibration," *IEEE Trans. Microw. Theory Techn.*, vol. 39, no. 7, pp. 1205–1215, Jan. 1991.
- [13] D. F. Williams, C. M. Wang, and U. Arz, "An optimal vector-networkanalyzer calibration algorithm," *IEEE Trans. Microw. Theory Techn.*, vol. 51, no. 12, pp. 2391–2401, Dec. 2003.
- [14] D. F. Williams, C. M. Wang, and U. Arz, "An optimal multiline TRL calibration algorithm," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2003, vol. 3, pp. 1819–1822.
- [15] D. F. Williams and U. Arz, "StatistiCAL VNA calibration algorithm," NIST, Boulder, CO, USA, 2003. [Online]. Available: http://www.boulder.nist.gov/dylan
- [16] M. Seo, B. Jagannathan, J. Pekarik, and M. J. W. Rodwell, "A 150 GHz amplifier with 8-dB gain and +6 dBm Psat in digital 65 nm CMOS using dummy-prefilled microstrip lines," *IEEE Trans. Solid-State Circuits*, vol. 44, no. 12, pp. 3410–3421, Dec. 2009.
- [17] D. F. Williams, A. C. Young, and M. Urteaga, "A prescription for sub-millimeter-wave transistor characterization," *IEEE Trans. Terahertz Sci. Technol.*, Apr. 2013, to be published.
- [18] D. F. Williams, A. C. Byers, V. C. Tyree, D. K. Walker, J. J. Ou, X. Jin, M. Piket-May, and C. Hu, "Contact-pad design for high-frequency silicon measurements," in *Elect. Perform. Electron. Packag. Top. Conf.*, Oct. 2000, vol. 9, pp. 131–134.
- [19] M. Datta, S. A. Merritt, and M. Dagenais, "Electroless remetallization of aluminum bond pads on CMOS driver chip for flip-chip attachment to vertical cavity surface emitting lasers (VCSEL's)," *IEEE Trans. Compon. Packag. Technol.*, vol. 22, no. 2, pp. 299–306, Jun. 1999.
- [20] S. S. Bedair, B. Li, J. R. Cooper, S. Santhanam, R. D. McCullough, D. N. Lamtech, and G. K. Fedder, "A CMOS MEMS gold plated electrode array for chemical vapor detection," in *IEEE Sens. Conf. Dig.*, Oct. 2006, pp. 1074–1077.

- [21] D. F. Williams, U. Arz, and H. Grabinski, "Characteristic-impedance measurement error on lossy substrates," *IEEE Microw. Wireless Compon. Lett.*, vol. 11, no. 7, pp. 299–301, Jul. 2001.
- [22] M. Wojnowski, M. Engl, V. Issakov, G. Sommer, and R. Weigel, "Accurate broadband RLCG-parameter extraction with TRL calibration," in ARFTG Microw. Meas. Conf., Jun. 2008, pp. 41–46.
- [23] P. T. Boggs, R. H. Byrd, J. E. Rogers, and R. B. Schnabel, User's Reference Guide for ODRPACK Version 2.01 Software for Weighted Orthogonal Distance Regression. Boulder, CO, USA: NIST, 1992.



**Dylan F. Williams** (S'82–M'86–SM'90–F'02) received the Ph.D. degree in electrical engineering from the University of California at Berkeley, Berkeley, CA, USA, in 1986.

In 1989, he joined the Electromagnetic Fields Division, National Institute of Standards and Technology, Boulder, CO, USA, where he develops electrical waveform and microwave metrology. He has authored or coauthored over 80 technical papers. Dr. Williams was co-editor-in-chief of the IEEE

TRANSACTIONS ON MICROWAVE THEORY AND

TECHNIQUES (2006–2010). He is currently the executive editor of the IEEE TRANSACTIONS ON TERAHERTZ SCIENCE AND TECHNOLOGY. He was the recipient of the Department of Commerce Bronze and Silver Medals, the Astin Measurement Science Award, two Electrical Engineering Laboratory's Outstanding Paper Awards, three Automatic RF Techniques Group (ARFTG) Best Paper Awards, the ARFTG Automated Measurements Technology Award, the IEEE Morris E. Leeds Award, the 2011 European Microwave Prize, and the 2013 IEEE Joseph F. Keithley Award.

Phillip Corson (M'06) received the B.S. degree in mathematics from the University of Vermont, Burlington, VT, USA, in 1994. In 1980, he joined IBM Microelectronics, Essex

Junction, VT, USA, where he was involved with advanced bipolar memory development. His projects include design and characterization of bipolar and CMOS high-performance SRAM and DRAM products, SRAM product engineering, modeling ionizing radiation and SER, development of an enhanced IT infrastructure, AIX system administration and soft-

ware development, and team lead for compact model device characterization. He is currently an Advisory Engineer involved in passive device modeling.



Jahnavi Sharma (S'10) received the Bachelors and Masters degrees in electrical engineering from the Indian Institute of Technology, Madras, India, in 2009, and is currently working toward the Ph.D. degree at Columbia University, New York, NY, USA.

In the summer of 2007, she performed a three-month internship with the Microelectronics Center, Indian Institute of Technology, Kharagpur, India. Her research interests include sub-millimeter-wave circuits in CMOS and exploration of associated applications.



Harish Krishnaswamy (S'04–M'09) received the B.Tech. degree in electrical engineering from the Indian Institute of Technology, Madras, India, in 2001, and the M.S. and Ph.D. degrees in electrical engineering from the University of Southern California (USC), Los Angeles, CA, USA, in 2003 and 2009, respectively.

In 2009, he joined the Electrical Engineering Department, Columbia University, New York, NY, USA, as an Assistant Professor. His research interests broadly span integrated devices, circuits,

and systems for a variety of RF and millimeter-wave applications. His current research efforts are focused on silicon-based millimeter-wave power amplifiers,

sub-millimeter-wave circuits and systems, and reconfigurable broadband RF transceivers for cognitive and software-defined radio.

Dr. Krishnaswamy serves as a member of the Technical Program Committee (TPC) of several conferences, including the IEEE RFIC Symposium and IEEE VLSI-D. He was the recipient of the IEEE International Solid State Circuits Conference (ISSCC) Lewis Winner Award for Outstanding Paper in 2007, the Best Thesis in Experimental Research Award from the USC Viterbi School of Engineering in 2009, and the Defense Advanced Projects Agency Young Faculty Award in 2011.



Wei Tai (S'08–M'13) received the B.S. degree in electrical engineering from National Taiwan University, Taipei, Taiwan, in 2004, and the Ph.D. degree in electrical and computer engineering from Carnegie Mellon University, Pittsburgh, PA, USA, in 2012.

In 2009, he was an Intern with the Intel Corporation, Hillsboro, OR, USA, where he was involved in the design of 4G/WLAN CMOS power amplifiers with dynamic power control. He is currently a Senior Engineer with Qualcomm Technologies Inc., San Diego, CA, USA, where he develops multi-mode

3G/4G power amplifiers. His research is focused on RF and millimeter-wave integrated circuits and power amplifiers.

Dr. Tai was the recipient of the 2011 Analog Devices Outstanding Student Designer Award.

Zacharias George, photograph and biography not available at time of publication.

David Ricketts, photograph and biography not available at time of publication.

Paul Watson, photograph and biography not available at time of publication.

**Eric Dacquay** (S'07–M'08), photograph and biography not available at time of publication.



**Sorin P. Voinigescu** (S'91–M'95–SM'02) received the M.Sc. degree in electronics from the Polytechnic Institute of Bucharest, Romania, in 1984, and the Ph.D. degree in electrical and computer engineering from the University of Toronto, Toronto, ON, Canada, in 1994.

From 1994 to 2002, he was initially with Nortel Networks and then with Quake Technologies, Ottawa, ON, Canada, where he was responsible for projects in high-frequency characterization and statistical scalable compact model development for

Si, SiGe, and III–V devices. He later conducted research on wireless and optical fiber building blocks and transceivers in these technologies. In 2002, he joined the University of Toronto, where he is currently a Full Professor. From 2008 to 2009, he spent a sabbatical year with Fujitsu Laboratories of America, Sunnyvale, CA, USA. His research and teaching interests focus on nanoscale semiconductor devices and their application in integrated circuits at frequencies beyond 300 GHz.

Dr. Voinigescu is a member of the ITRS RF/AMS Committee and of the Technical Program Committees (TPCs) of the IEEE CSICS and BCTM. He was the recipient of Nortel Network's President Award for Innovation in 1996. He was a corecipient of the Best Paper Award of the 2001 IEEE CICC and the 2005 IEEE CSICS. He was the recipient of the Beatrice Winner Award of the 2008 IEEE ISSCC. His students have been the recipient of Student Paper Awards of the 2004 VLSI Circuits Symposium, 2006 SiRF Meeting, RFIC Symposium and BCTM, and 2008 and 2012 IEEE Microwave Theory and Techniques Society (IEEE MTT-S) International Microwave Symposium.