E3910: Elements of Digital Systems

Workview Office Design Project Information



Design Project 1 (due 10/22)

Laboratory Excercise #2 (4-bit Ripple Carry Adder) from the Workview Office manual. In this project you will design a basic 1-bit full adder, which you will then use to implement a 4-bit adder. Carry generation will be using the staight-forward ripple structure. As part of the excercise, you will also perform timing simulation to see the effects of the ripple to the overall delay of your circuit.

Note: the optional "Laboratory Construction" section of the excercise is obviously not relevant for this class.

Design Project 2 (due 11/5)

Laboratory Excercise #3 (4-bit Arithmetic Unit) from the Workview Office manual. In this project you will extend your 4-bit adder design to perform both addition and subtraction (using 2's complement). In addition, you will add circuitry to generate useful flags (zero, carry, and overflow).

Design Project 3 (due 11/17)

Laboratory Excercise #5 (4-bit Arithmetic and Logical Unit - ALU) from the Workview Office manual. In this project you will extend your 4-bit arithmetic unit with the capability to perform various logical operations as well, thus implementing the core of a (simple) programmable processor.

Design Project 4 (due 12/3)

Laboratory Excercise #9 (Sequential Combination Lock) from the Workview Office manual. In this project you will design a complete synchronous sequential circuit.



Back to E3910 Home Page


A. Eleftheriadis, [email protected]
General Syllabus Homeworks Projects Announcements