

24<sup>th</sup> International  
Conference On VLSI Design




# **Designing Analog and RF Circuits in Nanoscale CMOS Technologies:**

## **Scale the Supply, Reduce the Area and Use Digital Gates.**

Peter Kinget

Université Catholique de Louvain (Belgium)  
On sabbatical from: Columbia University (New York)


# 4 Decades of Exponential Growth



G. Moore, "No Exponential is forever..., but we can delay forever," ISSCC 2003


- IC Technology Progress  $\equiv$  Device Scaling
- IC Design Progress  $\equiv$  More Integration
  - Analog, RF, digital ... on a Chip = System on Chip
- Next, highly scaled technologies...

# Lowest Energy Digital $V_{DD}$



- [Hanson 2006] 8-bit microprocessor in 0.13 $\mu$ m CMOS

# $V_{DD}$ Scaling for Nanoscale CMOS





ITRS'09






# Reduce Area: Motivation

Number of DFFs within an area of 200 $\mu$ m x 200 $\mu$ m



# *Design Techniques to Keep Analog & RF Compatible with Nanoscale CMOS*



Scale the  
**Supply Voltage** of  
Analog/RF  
Circuits

Reduce the  
**Area** of RF  
circuits

Use **Digital Gates** to  
Improve  
Analog/RF  
Performance

# System on a Chip

Physical  
World  
is  
Analog

Scale!!

Digital: 80-95%

Sound




Image

Radio


Energy

Do NOT  
Scale!!

Analog: 5-20%



# Columbia's 0.5-0.6V Analog & RF Roadmap




Analog  $V_{DD}$  scaling,  
Sure we can ...

Systems

Functions

Blocks

90nm  
180nm  
250nm




135kHz LPF  
+ Tuning




Gate-input  
OTA


CT 74dB 25kHz  
 $\Sigma\Delta$  A/D



10b 1Ms  
THA




900MHz RF  
Front-end




2.4GHz  
LO Synth.


2.4GHz  
RCV



8b 10Ms  
A/D



2.4GHz  
RCV+Synth



2.4GHz  
RCV+Synth

0.6V  $V_{DD}$   
V-Reference

2004

2005



2006

2007

2008

2009


# MOST Biasing: CS or VCCS



- Transconductor or Current Source  
 $V_{DS} > 0.1V \text{ to } 0.15V$  (for  $V_{GS} - V_{TH} \leq 0.2V$ )

- **Moderate to Strong Inversion**  
 $(V_{GS} - V_{TH}) \approx 0.15V$  &  $|V_{TH}| = 0.35V \rightarrow V_{GS} = 0.5V$   
 $|V_{TH}| = 0.15V \rightarrow V_{GS} = 0.3V$

# Ultra-LV Challenges in OTAs



simple anim.

# Ultra-low Voltage Analog & RF Design

- Exploit full **device** characteristics
  - RSCE, Body-bias
- Rethink your **circuit** topologies
  - Eliminate stacks, LCMFB, CMFF, Neg. G
  - Address leakage (cascaded switches),
  - MOS or Schottky based references
- Revise your **architectures**
  - Eliminate switches in signal path (e.g., RTO),
  - RF front end: Current mode operation/interfaces
  - RF Baseband: Optimize structure
- True low voltage design: no voltage boosting, no special devices




# Device Level Solutions



180nm  
130nm  
90nm

- RSCE


$V_T \downarrow$  as  $L \uparrow$



- Forward Body-Bias




# 0.5V Gate-Input OTA Stage



- Local Common-Mode Feedback
- Common-Mode Feed Forward Cancellation
- Neg. G Gain Boost


# 0.5V Two-Stage OTA




- $V_{T,nom} = 0.5V$ ;  $CM_{in}$  0.4V, 0.18um CMOS
- 62dB DC gain; 10MHz GBW; 10pF  $C_{L,diff}$ ; 75uW

# On-Chip Biasing Circuits



**Error amp. bias**




**Gain bias**



**OTA (one stage)**





**Level shift bias**



**DC CM bias**


# 0.5V Fully Integrated 5th Order LPF




- Operation at 0.45 V to 0.6 V
- 1.1 mW power dissipation
- 57 dB dynamic range

[Chatterjee, Tsividis, Kinget, ISSCC05, JSSC05]

# Floating Switch Challenge



## Conductance




90nm:  $V_{TH} = 0.3V$

180nm:  $V_{TH} = 0.55V$





# 3<sup>rd</sup> order CT $\Sigma\Delta$ Modulator

Using Active RC integrators






# RZ Challenge: Switches at $V_{DD}/2$



## Switch Conductance






# Solution: Return-to-Open

When RZ:  
(Q=1)



Problem switches removed

0.25 V

😊 Lower Noise







# 0.5V 74 dB SNDR 25kHz $\Sigma\Delta$ Modulator





- Operation for  $V_{DD} = 0.45V$  to  $0.8V$
- Return-to-open architecture, body-input gate-clocked circuits
- 74dB SNDR, 25kHz, 64x OSR,  $300\mu W$ ,  $0.18\mu m$  CMOS
- [Pun, Chatterjee, Kinget, ISSCC 06, JSSC 07]

# 'Low $V_{TH}$ ' switch leakage: Cascaded Sampling (Sim.)







# 0.5V 8bit 10Mps Pipelined ADC



- No internal voltage or clock boosting; regular devices; cascaded sampling technique.
- Aux. S/H for the sub-ADC to eliminate front-end SHA.
- 10Mps: SNDR 48dB@101kHz, 43.3dB@4.9MHz.
- 2.4mW in 90nm CMOS [Shen, Kinget, VLSI07, JSSC08].


# ULV Schottky Reference

[90nm CMOS]








# 0.6V 2.4GHz ZIF/LIF RCV + Synth.



- 2.9 mm<sup>2</sup> - 90nm RVT CMOS - 64-pin QFN package
- 2.4-2.5 GHz operation @ 0.6V & 32mW
  - 16dB NF, -10.5dBm IIP<sub>3</sub>, 67dB Gain
  - PN -127dBc/Hz @ 3MHz offset
- Fully functional 0.55V to 0.65V V<sub>DD</sub>



# ***Design Techniques to Keep Analog & RF Compatible with Nanoscale CMOS***




Scale the  
**Supply Voltage** of  
Analog/RF  
Circuits

Reduce the  
**Area** of RF  
circuits




Use **Digital Gates** to  
Improve  
Analog/RF  
Performance

# Use $f_T$ for VCO Area Scaling

- Scaled CMOS  $\rightarrow$  higher  $f_T$ 
  - $\rightarrow$  operate @  $N$  x higher frequency
  - $\rightarrow$  divide by  $N$




# VCO Area Scaling



[Yu, Kinget, TCASII 09]

[Sim. in 45nm]



# PLL and Area Scaling



Circuits that scale easily with feature size


- 150pF needs  $\sim 13000\mu\text{m}^2$  of inversion-mode MOS capacitor

# Stacked MOS Cap-Inductor



→ no Q degradation, even improvement (shielding)

# 0.042mm<sup>2</sup> Fully Int. PLL




Fully Integrated PLL, on-chip loop filter under VCO inductor  
45nm LP CMOS;  $V_{DD}=0.85V$ ; 10GHz VCO; 2.5GHz o/p


[Yu, Kinget,  
Esscirc 08]



# All-Digital PLLs




[Weltin-Wu, 2008]






[Staszewski, 2004]



# Area & Performance Comparison



# *Design Techniques to Keep Analog & RF Compatible with Nanoscale CMOS*




Scale the  
**Supply Voltage** of  
Analog/RF  
Circuits

Reduce the  
**Area** of RF  
circuits

Use **Digital Gates** to  
Improve  
Analog/RF  
Performance


# Use Digital Gates In RF... How?




- For RF, improvement of linearity using digital gates has many opportunities
  - The signals generating the errors are *out-of-band interferers*, which do not reach the baseband...
  - In contrast to mixed signal digital assistance we need to **address problem in the front-end for RF!**
- ➔ Use digital assistance to self-calibrate RF front-end

# Digital Self-Calibration of RCV IIP2

## Block Diagram




## Measured Results Receiver




[ISSCC 2010]

- >40dB IIP2 improvement!
- Performance very stable w.r.t. any changes (VDD, freq., ...)
- *Simpler, lower power RF circuits* can be used taking advantage of calibration engine
- Low Power, no extra power consumption for RF operation!



# ULV RCV with FF In-band Interf. Cancel.



- Front-end **Interferer Cancellation** significantly reduces baseband linearity requirements resulting in a significant performance improvement
- **>20dB** of attenuation for out of channel blockers
- **Digital calibration** of LO phase ( $\Phi$ ) and alt. path gain is **key enabler** to *automatically* tune the position of the cancellation notch



# 0.6V GSM Receiver




[VLSI, 2010]

- 55dB Gain, 6dB NF,  $-15.5\text{dBm}$   $IIP_3$ ,
- 21mW @ 0.6V (LNA, Mixers, Cancellers, Baseband, LO Buffers)
- 65nm CMOS



# **Review & Outlook**

# Fundamentals: Power Limits



- Noise limited circuits [Vittoz90]:

$$SNR = \frac{V_{RMS}}{\sqrt{v_{n,RMS}^2}}$$

$$v_{n,RMS}^2 = \frac{kT}{C}$$

$$I_{DC} = 2fC\sqrt{2}V_{RMS}$$

$$P \geq 8kTfSNR^2$$

ideal class B

- Mismatch limited circuits [Kinget96]:

$$Acc = \frac{V_{RMS}}{3\sigma(V_{os})}$$

$$\sigma^2(V_{os}) = \frac{C_{ox}A_{VT}^2}{C}$$



$$I_{DC} = 2fC\sqrt{2}V_{RMS}$$

$$P \geq 24C_{ox}A_{VT}^2fAcc^2$$

# Low Voltage Power Penalty

- Finite  $V_{DSsat}$ :  


$$V_{DD} = 2\sqrt{2}V_{RMS} + 2V_{DSsat}$$



$$\text{PenaltyFactor} = 1 + \frac{2V_{DS,sat}}{V_{DD} - 2V_{DS,sat}}$$




# Receiver FOM vs $V_{DD}$




$$FOM_2 = \frac{IIP_3}{NF \cdot P}$$

# End of Moore's Law...? (as we know it)





# ITRS 2007-2022 – After Moore?



**Design is the differentiator**

?

# Conclusions

- Scaling is driving semiconductor technology and will continue for another decade, but with significant design challenges.
- Future Analog/RF in nanoscale CMOS
  - Reduce supply voltage
  - Reduce area
  - Exploit digital gates
- Design is becoming a prime differentiator

**Plenty of open opportunities!!**

# Acknowledgments

- Collaborators: Y. Tsividis, K.P. Pun (Chinese Univ. Hong Kong), S. Chatterjee (now IIT Delhi), F. Zhang (now TI), B. Hung and T.L. Li (UMC), A. Balankutty (now Intel), Y. Feng (now MHI Consulting), J. Shen (now ADI), N. Stanic (now SiLabs), C. Vezyrtzis, and S. Yu (now MaxLinear).
- Analog Devices, Bell Labs, Broadcom, Intel, Marvell, Silicon Labs and Toshiba for financial support.
- Europractice, Philips (now NXP) , Toshiba , ST Microelectronics and UMC for fabrication support.
- Integrand Software for EMX software.



# Selection of References

## ULV Analog & RF

See <http://www.ee.columbia.edu/~kinget/publications.html>

- P. Kinget, "Designing Analog and RF Circuits for Ultra-low Supply Voltages," plenary talk, IEEE European Solid-State Circuits Conference, pp. 58-67, September 2007.
- S. Chatterjee, Y. Tsvividis and P. Kinget, "0.5 V Analog Circuit Techniques and Their Application in OTA and Filter Design," invited, IEEE Journal of Solid-State Circuits, vol. 40, no 12, December 2005, pp. 2373 - 2387.
- K.P. Pun, S. Chatterjee, and P. Kinget, "A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator with a Return-to-Open DAC," IEEE Journal of Solid-State Circuits, Vol. 42, no 3, pp. 496-507, March 2007.
- J. Shen and P. Kinget, "A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 90-nm CMOS," invited, IEEE Journal of Solid-State Circuits, Special issue on the 2007 Symposium on VLSI circuits, vol. 43, no. 4, pp. 787 - 795, Apr. 2008.
- N. Stanic, A. Balankutty, P. Kinget and Y. Tsvividis, "A 2.4-GHz ISM-Band Sliding-IF Receiver with a 0.5 V Supply," invited, IEEE Journal of Solid-State Circuits, Special issue on the 2007 Radio Frequency Integrated Circuits Conference, vol. 43, no. 5, pp. 1138-1145, May 2008.
- A. Balankutty, S.-A. Yu, Y. Feng, and P. Kinget, "A 0.6V 32.5mW Highly Integrated Receiver for 2.4GHz ISM-Band Applications," IEEE International Solid-State Circuits Conference (ISSCC), pp. 366-367, 620 February 2008.
- P. Kinget, C. Vezyrtzis, E. Chiang, B. Hung and T.L. Li, "Voltage References for Ultra-low Supply Voltages," invited, IEEE Custom Integrated Circuits Conference, pp. 715-720, Sept. 2008.
- S.A. Yu and P. Kinget, "A 0.65-V 2.5-GHz Fractional-N Synthesizer with 2-Mbps GFSK Modulation", IEEE Journal of Solid-State Circuits, 2009.

## Reducing Area

- F. Zhang and P. Kinget, "Design of Components and Circuits Underneath Integrated Inductors," IEEE Journal of Solid-State Circuits, Oct. 2006, pp. 2265-2271.
- S.A. Yu and P. Kinget, "A 0.042-mm<sup>2</sup> Fully Integrated Analog PLL with Stacked Capacitor-Inductor in 45nm CMOS," European Solid-State Circuits Conference, pp. 94-97, Sept. 2008.
- S.A. Yu and P. Kinget, "Scaling LC Oscillators in Nanometer CMOS Technologies to Smaller Area but with Constant Performance," IEEE Transactions on Circuits and Systems II, May 2009.

## Digitally-assisted RF

- Y. Feng, G. Takemura, S. Kawaguchi, N. Itoh and P. Kinget, "A Low-power Low-noise Direct-Conversion Front End with Digitally Assisted IIP2 Background Self Calibration," IEEE International Solid-State Circuits Conference, accepted, 2010.
- A. Balankutty and Peter Kinget, "0.6V, 5dB NF, -9.8dBm IIP3, 900MHz Receiver with Interference Cancellation," submitted to the IEEE Symposium on VLSI circuits, 2010.