Thursday, February 4  
Scaife Hall Auditorium  
Room 125  
4:30 p.m.  
Refreshments at 4:00 p.m.

Designing Analog and RF Circuits in Nanoscale CMOS Technologies: Scale the Supply, Reduce the Area and Use Digital Gates

We will present our recent research that has centered around three themes aimed at designing analog and RF interface circuits in digital nanoscale CMOS processes. Design techniques for analog and RF circuits operating well below 1V can keep them compatible with future low power SOCs. Reclaiming the space under inductors is necessary to reduce area and cost. Digital gates can facilitate self-calibration for RF front ends to improve performance and simplify design.

Peter R. Kinget  
Associate Professor  
Electrical and Computer Engineering Department  
Columbia University

Peter R. Kinget received an engineering degree in electrical and mechanical engineering and the Ph.D. in electrical engineering from the Katholieke Universiteit Leuven, Belgium.

He has worked in industrial research and development at Bell Laboratories, Broadcom, Celight and Multilink before joining the faculty of the Department of Electrical Engineering, Columbia University, NY in 2002. His research interests are in analog and RF integrated circuits and signal processing using nanoscale CMOS technologies.

He has been an Associate Editor of the IEEE Journal of Solid State Circuits (2003-2007) and the IEEE Transactions on Circuits and Systems II (2008-2009). He is also serving on the Technical Program Committees of the International Solid-State Circuits Conference and the European Solid-State Circuits Conference. He is a “Distinguished Lecturer” for the IEEE Solid-State Circuits Society.

http://www.ee.columbia.edu/~kinget

ECE Seminar Hosts  
Jeyanandh Paramesh  
paramesh@ece.cmu.edu

Onur Mutlu  
onur@cmu.edu

Gabriela Hug  
ghug@ece.cmu.edu