Home



## January 2-7, 2011 Indian Institute of Technology Madras, Chennai, India

Submissions | Registration | Conference Agenda | Location/Travel | Team Members | Sponsorship and Exhibition | Contact Us

لا Conference Program

**Schedule** 

- Section Conference Program
- ≥ Conference Tutorials
- <sup>™</sup> Industry Forum
- ≥ <u>Plenary speakers</u>

Tue	esday	Wednesday	Thursday		
Day 2 - Wednesday, January 5 <sup>th</sup> , 2011					
09:00	09:50			F <u>uture of Multicore</u> wal (MIT, Tilera)	
09:50	10:40	Keynote: <u>Post-Silicon technologies: Prospects and Perspectives</u> Kaushik Roy (Purdue University)			
10:40	11:20	Break			
		Track A	Track B	Track C	Ind. Forum
11:20	12:35	2:35 Session A4: Functional and Timing Verification	Session B4: Embedded systems optimizations	Session C4: Analog Techniques_I	Session IFS3: Future Directions and Applications of Programmable Logic
			Chair: Preeti Ranjan Panda	Chair: Shouribrata Chatterjee	
		Tiwari			
		<b>A4.1:</b> Auxiliary State Machines and Auxiliary Functions:	<b>B4.1:</b> Dual Code Compression for Embedded Systems	<b>C4.1:</b> Design of a 20 MHz DC-DC Buck Converter with 84% Efficiency for Portable Applications	IFS3.1: What's Next in Programmable Logic? Flexible
		Constructs for Kartik Shriva Extending AMS Prabhat Mis	Kartik Shrivastava and Prabhat Mishra University of Florida, Gainesville	Ashis Maity, Amit Patra, Norihisa Yamamura and Jonathan Knight	Processing and Greater Applications
				Indian Institute of Technology, Kharagpur and National Semiconductor, Tokyo, Japan	Siddharth Rele <i>Xilinx</i>
		A4.2: Variation- Conscious Formal Timing Verification in RTL Jayanand Asok	<b>B4.2:</b> A Scalable LDPC Decoder on GPU Kiran Kumar Abburi	<b>C4.2:</b> Low Offset, Low Noise, Variable Gain Interfacing Circuit with a Novel Scheme for Sensor Sensitivity and Offset Compensation for MEMS based, Wheatstone Bridge type, Resistive Smart	IFS3.2: System- on-Chip Modeling using FPGA for Design Verification & HW-SW Co- Design
		Kumar and Shobha Vasudevan <i>University of</i>		Sensor A. Dutta and T.K. Bhattacharyya	Sabyasachi Dey Qualcomm

		Illinois at Urbana- Champaign		IIT Kharagpur	
		<b>A4.3:</b> A Novel Learning Framework for State Space Exploration	<b>B4.3:</b> Self-Immunity Technique to Improve Register File Integrity against Soft Errors	<b>C4.3:</b> A Low-Noise Low- Power Noise-Adaptive Neural Amplifier in 0.13um CMOS technology.	IFS3.3: Application Specific Designs for Embedded With Intel Atom
	based on Search State Extensibility Relation Maheshwar	Hussam Amrouch and Joerg Henkel <i>Karlsruhe Institute of</i> <i>Technology</i>	Vikram Chaturvedi and Bharadwaj Amrutur <i>IISc Bangalore, India</i>	Bhoopalgouda M P Intel Embedded Communications Group	
		Chandrasekar and Michael Hsiao <i>Virginia Tech</i>			IFS3.4: Programmable Logic - From Glue Logic to System Platforms and Beyond
					Wikneswaran Pillai CG-CoreEL
12:35	13:45		l	unch	
13:45	14:35	Keynote: <u>Designing Analog and RF Circuits in Nanoscale CMOS</u> <u>Technologies: Scale the Supply, Reduce the Area and Use Digital Gates.</u> <u>Peter Kinget (Columbia University)</u>			
					<u>Jigital Gates.</u>
14:35	15:50	Session A5: Physical Design Optimizations for Design Closure	Session B5: Nanoelectronics Chair: Vaidyanathan Subramanian	Session C5: Low Power Architectures and Algorithms Chair: Madhurima Ghose	Session IFS4: New Trends in Embedded Services and Solutions
		Chair: Sridhar Rangarajan			
		<b>A5.1:</b> Improved timing window overlap check using statistical	<b>B5.1:</b> Modeling the Effect of Gate Fringing and Dopant Redistribution on the	<b>C5.1:</b> A General Algorithm for Energy-Aware Dynamic Reconfiguration in Multitasking Systems	<b>IFS4.1:</b> Trends in Embedded Design Services
	timing analysis	Inverse Narrow Width Effect of Narrow	Weixun Wang, Sanjay Ranka	Gopi Bulusu Sankhya	
		Sachin Shrivastava and Harindranath	Isolated MOSFETs University of F	and Prabhat Mishra University of Florida, Gainesville	
		Parameswaran Cadence Design Systems	Srabanti Pandit and Chandan Kumar Sarkar <i>Jadavpur University</i>		
			<b>B5.2:</b> Development of a Micro-Mechanical Logic Inverter for Low	C5.2: Wakeup Time and	IFS4.2:
		A5.2: An automated approach for minimum iitter	Micro-Mechanical Logic Inverter for Low	Wakeup Energy Estimation in Power-Gated Logic Clusters	Outsourced R&D in the Embedded Space
		automated	Micro-Mechanical Logic	Wakeup Energy Estimation in	

		Mahapatra Texas A&M University, Juniper Networks and NVIDIA A5.3: Interconnected Tile Standing Wave Resonant Oscillator based Clock Distribution Circuits A. Mandal, V. Karkala, S. P. Khatri and R. N. Mahapatra Texas A&M University	<b>B5.3:</b> Performance Comparison of Thin-film Transistors Fabricated using Different Purity Semiconducting Nanotubes K. C. Narasimha Murthy and Roy Paily <i>IIT Guwahati</i>	<b>C5.3:</b> Trading Accuracy for Power with an Underdesigned Multiplier Architecture Parag Kulkarni, Puneet Gupta and Milos Ercegovac <i>UCLA</i>	<b>IFS4.3:</b> Trends in Embedded System Market: Accelerate To Win Rajarama Nayak <i>TCS</i>
15:50	16:15		Те	a Break	
16:15	17:30	Session A6: Embedded Tutorial 2 Chair: Adit Singh A6.1: Energy Efficient Designs with Wide Dynamic Range Vivek De Intel	Session B6: Clock/interconnect Chair: Ashok Balivada B6.1: Feedback Based Supply Voltage Control for Temperature Variation Tolerant PUFs Vignesh Vivekraja and Leyla Nazhandali <i>Virginia Tech</i>	Session C6: Diagnosis and Debug Chair: Mark Zwolinski C6.1: Efficient Trace Signal Selection for Post Silicon Validation and Debug Kanad Basu and Prabhat Mishra University of Florida, Gainesville	Industry Forum Panel IFP2: Embedded Startups in an Emerging Market: Is there a Recipe for Success? Moderator: Vamsi Bopanna Panelists: Satya Gupta (Concent2Silicon)
		A6.2 <u>Test</u> Scheduling for Deep Submicron Technologies Chunhua Yao, Kewal Saluja and Parameswaran Ramanathan Univ. of Wisconsin- Madison	<b>B6.2:</b> Ensuring On-Die Power Supply Robustness in High- Performance Designs S. Soman, A. Brahme, R. Venkatraman, R. Shaikh, S. Thiyagaraja and M. Patil <i>Texas Instruments India</i> <b>B6.3:</b> Interconnect	<b>C6.2:</b> Trace Buffer-Based Silicon Debug with Lossless Compression Sandesh Prabhakar, Rajamani Sethuram and Michael Hsiao <i>Virginia Tech and Qualcomm</i>	(Concept2Silicon) Manjunatha Hebbar (HCL) Hemant Kanakia (VC) Arnob Roy (TEJAS)
				1	I

		Modeling,	based on multiple fault
		Synchronization and Power Analysis for Custom Rotary Rings	simulation using Particle Swarm Optimization
		V. Honkote, A. More, Y. Teng, J. Lu and B. Taskin <i>Drexel University</i>	Subhadip Kundu, Santanu Chattopadhyay, Indranil Sen Gupta and Rohit Kapur <i>IIT Kharagpur and Synopsys</i>
17:30	18:30	Break	
18:30	20:30	Awards and Banquet Real Men Do Real Silicon Rajeev Madhavan (Magma)	

Home | Submissions | Location | Team Members | Sponsorship and Exhibition

Contact Us | Site Map

The logos and trademarks used on this site are the property of their respective owners

webmaster@vlsiconference.com

## VLSI Design conference

Web Hosting, Google Apps and Web Design by IBEE