



#### **Tutorial on getting started in Cadence**

Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma



#### **Getting Started**



- Start Cadence from the terminal by using the command *virtuoso*
- Click Tools--->Library Manager.
- Click File ---> New ---> Library .
- Name your library *Homework1*. You do not need any process information attached to the library.
- In the library manager, select the library you just created and click File ---> New ---> Cellview .
- Enter the cellname. For example, we will now create a testbench for DC characterization of the transistor, 'transistor\_dcchar\_tb'. Make sure that the library name should be same is correct, the view name should be "schematic" and type is "composer-schematic".







#### **Creating schematics**

- In the new schematic composer window, we will place the nmos. In the top menu, Create -> Instance, or just press 'i' from the keyboard,. Click "Browse" next to library name to open the Library browser. Choose "analogLib" for library, "nmos4" for the cell and "symbol" for the view.
- The model name is "nch". Do NOT include the library name in this line.
- Enter the parameters of the nmos, here we have a width of 3um and length 180 nm.

::	Edit Object Properties	×					
Apply To only current instance							
Show 🔄 system 🗹 user 🗹 CDF							
Browse	Reset Instance Labels Display						
Property	Value	Display					
Library Name	analogLib	off 🔽					
Cell Name	nmos4	off 🔽					
View Name	symbol	off 🔽					
Instance Name	МО	off					
	Add ( Delete )( Modify						
CDF Parameter	Value	Display					
Model name	nch	off					
Width	Ju M	off 🔽					
Length	180n	off 🔽					
Source diffusion area		off 🔽					
Drain diffusion area		off 🔽					
Source diffusion perip	her	off					
Drain diffusion periph	ery	off 🔽					
Drain diffusion res sq	uar	off					
Source diffusion res s	qua	off					
Drain diffusion length	off						
Source diffusion length off							
M. 11 1	al Applu Tefaults Previous	off 🗖 🗖					



- Similarly, from analogLib you can instantiate voltage sources using the "vdc" component.
- Note that we have entered a variable name "Vds" for the DC voltage value. This is because we will be doing a DC sweep for the drain and gate voltages as we characterize the device.
- Instantiate another voltage source with voltage "Vgs".
- Instantiate a ground node using the "gnd" cell from analogLib.
- Although, we don't need them for this example, you can instantiate capacitors using "cap", resistors with "res" and inductors with "ind".

::	Add	Instar	nce		×
Library	analogLib				Browse
Cell	vdc				
View	symbol				
Names					
Array	Rows	1	Со	lumns	1
	Rotate	Sidewa	ys) (	🗧 Upsi	de Dowr
Noise fi	le name				
Number o	f noise/freq pai	in 0			
DC volta	ge 🕻	Vds	)		
AC magni	tude				
AC phase					
XF magni	tude				
PAC magn	itude				
PAC phase	e				
Temperat	ure coefficient	:			
Temperat	ure coefficient	2			
Nominal	temperature				





#### **Creating schematics**



- Once all the components are instantiated, connect them appropriately, using the Create-> Wire command from the top menu in the schematic composer window. You can also just press 'w'.
- You can label the wires by pressing 'I' key. (This is the small I for lamb). Enter the name and drag and place it on the desired net.
- Your schematic should now look like
- Save your schematic from the top menu in the schematic composer window by clicking File-> Check and Save.





### Ŵ

### **Running a simulation: Variables**

- From the top menu in the schematic composer, select Launch->ADE L.
- First we will assign nominal values to the variables in our schematic. For this, in the ADE window, select Variables -> Edit. As you can typically have a lot of variables, and don't accidentally want to miss adding any of them, click on the "Copy From" button. This carries over all the variables in the schematic to your ADE window.
- Now click on a variable and change it's value. For this, click on the variable, enter the desired value and click "Change". I have nominally assigned them both to 1.2 V but we will be sweeping these variables.

** Editing D	Design Variables Virtuo	so® Analog Desig	jn Enviror $ imes$	== Editing D	)esign Variables Virtu	oso® Analog	g Design	Enviror $ imes$	
Selected Variable		Design Variables			Selected Variable	Design Varia	Design Variables		
Name	1	Name	Value	Name	Vgs	<b>Nane</b> 1 Vds	▼ 1,2	Yalue	
Value (Expr)		2 Vgs		Value (Expr)	1,2	2 Vgs			
Add Dele Next Cla	ete Change ear Find			Add Dela Next Cla	ete Change ear Find				
Cellview Var	iab Copy From Copy To OK Cancel Apply	Apply & Run Simula	tion (Help)	Cellview Var	iable Copy From Copy To OK Cancel Apply	Apply & Ru	n Simulat:	ion Help	

#### হুজাঁি Running a simulation: Model Library

• The library name should be instantiated from ADE-L through the Setup/Model library menu. Use the 'tt' process corner for homeworks.



• Other devices, can be instantiated by using the appropriate sections as listed in the following table:

Device	Model name	Section	
1.8V pMOS, nMOS regular devices	nch, pch	tt	
3.3V pMOS, nMOS regular devices	nch3, pch3	tt_3∨	
1.8V zero Vt nMOS	nanch	tt_na	
3.3V zero Vt nMOS	nanch3	tt_3vna	
1.8V medium Vt nMOS	mench	tt_m	
3.3V medium Vt nMOS	mench3	tt_3m	

### Running a simulation: Saving currents



• By default, Spectre only saves the currents flowing through voltage sources.

• To monitor the current in a branch add a 0 V voltage source ("vdc" component ) in that branch.

• You can also ask Spectre to save all the currents from the ADE-L menu by selecting Outputs-> Save all and then checking Select Device Currents -> all.

• If you have a very large schematic saving all the currents can take up too much disk space during simulation.

::	Save Options	Х
Select signals to output (save)	🛄 none 🛄 selected 🛄 lvlpub 🛄 lvl 💆 allpub	all
Select power signals to output (pwr)	nonetotaldevicessubcktsall	
Set level of subcircuit to output (ne	st	_
Select device currents (currents)	🔄 selected 🛄 nonlinear ⊻ all	
Set subcircuit probe level (subcktpro	DE	
Select AC terminal currents (useprobe:	s _ yes _ no	
Select AHDL variables (saveahdlvars)	selectedall	-
Save model parameters info	⊻	
Save elements info		
Save output parameters info	<b>⊻</b>	
Save primitives parameters info	×	
Save subckt parameters info	×	
Save asserts info		_
Output Format	⊻sst2 _psf _psf with floats _psfxl	
Use Fast Viewing Extensions		
	OK Cancel Defaults Apply	Help

#### বিউটি Running a simulation: DC Sweep analysis

Now let us setup a simulation. We will sweep the drain voltage for a fixed gate voltage. Then we will sweep the gate voltage as well.

Essentially, we want to generate the device I-V characteristics for different gate and drain voltages.

- In the ADE window , click Choose -> Analysis.
- Configure your window as shown below to perform a DC sweep. We will sweep drain voltage Vds for a fixed gate voltage Vgs of 1.2 V.

(a) Check "Save DC Operating Point"

(b) Check "Design Variable" and from the "Select Design Variable" menu choose "Vds".

(c) In the "Sweep Range", sweep from 0 to 1.2 V. In "Sweep Type", choose "Linear" anf enter a "Step Size" of 0.1 V. Note that sometimes you may want to choose "Logarithmic" when you are sweeping over very large ranges.

Click "OK".

 Now we can run the analysis. From the ADE window choose Simulation -> Netlist and Run. A simulation log should open up where you will see the simulations running.

#### == Choosing Analyses -- Virtuoso® Analog Design Environmimes

					_
Analysis	🔾 tran	🥑 dc	🔾 ac	🔾 noise	
	◯ ×f	🔘 sens	🔾 dcmatch	🔾 stb	
	🔾 pz	🔾 sp	🔾 envlp	🔾 pss	
	🔾 pac	🔾 pstb	🔾 pnoise	🔾 pxf	
	🔘 psp	🔘 qpss	🔘 qpac	🔘 qpnoise	
	🔾 qpxf	🔾 qpsp	🔾 hb	🔘 hbac	
	🔾 hbnoise				
		DC Anal	lysis		
Save DC Op	perating Po	int 🗹			
Hysteresis	s Sweep				
Sweep Var	riable				
	10010				
Temper	ature	Var	iable Name 🕻	/de	_
🗾 💆 Design	Variable	Tur.		143	
Lompon	ent Paramet	ler 🦲	Select Des.	ign Variable	
- Plodel	Farameter				
Sweep Rar	nge				
🖲 Start-	-Stop Si	tart 0	St	ор <b>1.</b> 2	
🔾 Center	-Span				
Sweep Typ	Þe				
L daman		🥑 Step	Size	0.1	
Eruear.		🔾 Numb	er of Steps		
Add Specif	<sup>s</sup> ic Poin 🛄				
Enabled 🔽				Options.	)
				C	
		-	DK Cance	1 Defaults	Apply Hel

# Constraints from swept

To plot the results from your sweep analysis, from the ADE-L window select Tools-> Calculator.

In the calculator window, select "is" and click on the negative terminal of the DC voltage source (instance name "V0" in this example)at the drain node. The entry IS("/V0/MINUS") should appear as shown below in the calculator window.

Click the plot button circled in the picture. This will plot the DC current from the swept analysis.

Virtuoso (R) Visualization & Analysis XL calculator	
<u>F</u> ile <u>T</u> ools <u>V</u> iew <u>O</u> ptions <u>C</u> onstants <u>H</u> elp	cādence
Results Dir: /q/cosmic5/cosmic5-h1/ritesh/simulation/transistor_dcchar_tb/spectre/schematic/psf	
○vt ○vf ○vdc ○vs ○op ○var ○vn ○sp ○vswr ○hp ○zm ○it ○if ○idc ●is ○opt ○mp ○vn2 ○zp ○yp ○gd ○data	
○ Off ○ Family ○ Wave 🔽 Clip 🚺 Append 🔽 🔚	
IS("/VO/MINUS")	
▼  💭 🛅 Pop   🕮 👘   🛤 🗰   M+ ME   E+ EE   🥱 🦿	
Special Functions	7897
a2d cross dutyCycle freq_jitter histo overshoot psdbb sample thd	4 5 6 *
laverage dza evmuHM frequency iinteg peak pzpode settiingime unityuainfreq bandwidth dBm evmupsk gainBwProd integ peakToPeak pzfilter slewRate value	123-
ciip delay eyeblagram gainmargin intersect period_jitter risellime spectralPower xmax compare deriv fallTime getAsciiWave ipn phaseMargin rms spectrum xmin	$0 \pm +$
compression dft filp groupuelay ipnyki phasenoise rmsnoise spectrummeas xvai compressionVRI dftbb fourEval harmonic loadpull pow root stddev ymax	user 1 user 2
convolve dhi freq harmonicfreq ishift psd rshift tangent ymin	user 3 user 4
Successful evaluation	

# Contraction: Results from swept



### Running a simulation: Parametric analysis

- For homework 1 you will need to run this DC sweep with a parametric sweep on the variable "Vgs". This enables you to sweep "Vds" through the DC sweep analysis we just set up for different gate voltages. This way you can generate, for example, Ids vs Vds for different Vgs.
- From the ADE menu, choose Tools -> Parametric Analysis.
- In the parametric analysis window, click on "Choose Variable" and select Vgs and enter the sweep ranges as shown below. Check "Sweep", enter the "From" and "To" values. Finally, select the "Step Mode" as "Linear" and enter the "Step Size" of 0.1 V.
- Select Analysis -> "Start Selected Sweep".
- This will now perform the DC sweep discussed previously for each Vgs value.

Parametric Analysis - spectre(1): Homework1 transistor_dcchar_tb schematic	_ 🗆 X
<u>F</u> ile <u>A</u> nalysis <u>H</u> elp	cādence
III Ready	
🖻 🔚 🏪 🐖 Ӿ 💿 📀 📝 🎹 – Run Mode:Sweeps & Ranges 🎴 💿 🔘 💷	
Variable Value Sweep? Range Type Start Point End Point Step Mode Step Value Inclusion ListExclusion	List

## Running a simulation: Results from parametric swept DC analysis



To plot the results from your parametric sweep analysis, follow the same steps as those for plotting the results from the swept DC analysis.

You can plot the results in a new graph window by selecting New Window from the drop-down menu in the Calculator window

	Virtuoso (R) Visualization & Analysis XL calculator						
<u>F</u> ile <u>T</u> ools <u>V</u> i	<u>F</u> ile <u>T</u> ools <u>V</u> iew <u>O</u> ptions <u>C</u> onstants <u>H</u> elp						
Results Dir: /q/cosmic5/cosmic5-h1/ritesh/simulation/transistor_dcchar_tb/spectre/schematic/psf							
○ vt ○ vf ○ ○ it ○ if ○	<ul> <li>↓ vf</li> <li>↓ vdc</li> <li>↓ vs</li> <li>↓ op</li> <li>↓ vn</li> <li>↓ sp</li> <li>↓ vswr</li> <li>↓ hp</li> <li>↓ zm</li> <li>↓ vdc</li> <li>↓ sp</li> <li>↓ vswr</li> <li>↓ hp</li> <li>↓ zm</li> <li>↓ vdc</li> <li>↓ vswr</li> <li>↓ udc</li> <li>↓ vswr</li> <li>↓ vswr</li> <li>↓ udc</li> <li>↓ udc</li> <li>↓ udc</li> <li>↓ udc</li> <li>↓ vswr</li> <li>↓ udc</li> <li>↓ vswr</li> <li>↓ udc</li> <li>↓ ud</li></ul>						
◯ Off ◯ Family	🔾 Wave 🛛 🗹 Clip	🖏 🔊 New	Window				
IS("/VO/MINUS")		Hpr Rer	olace				
🕶 💭 🚹 Pok	•   #99 <b>  12</b> 8	Net	v Subwindo v Window	w (*			
Special Functions							
a2d average bandwidth clip compare compression compressionVRI convolve	cross dutyCycle d2a evmQAM dBm evmQpsk delay eyeDiagram deriv fallTime dft flip dftbb fourEval dnl freq	freq_jitter frequency gainBwProd gainMargin getAsciiWave groupDelay harmonic harmonicFreq	histo iinteg intersect ipn ipnVRI loadpull lshift	overshoot peak peakToPeak period_jitter phaseMargin phaseNoise pow psd	psdbb pzbode pzfilter riseTime rms rmsNoise root rshift	sample settlingTime slewRate spectralPower spectrum spectrumMeas stddev tangent	thd unityGainFreq value xmax xmin xval ymax ymin

Successful evaluation

## Running a simulation: Results from parametric swept DC analysis



