

E6895 Advanced Big Data Analytics Lecture 7:

GPU and CUDA

Ching-Yung Lin, Ph.D.

Adjunct Professor, Dept. of Electrical Engineering and Computer Science

IBM Chief Scientist, Graph Computing Research



Reference Book





CUDA: Compute Unified Device Architecture



- 2001: NVIDIA's GeForce 3 series made probably the most breakthrough in GPU technology
 - the computing industry's first chip to implement Microsoft's then-new Direct 8.0 standard;
 - which required that the compliant hardware contain both programmable vertex and programmable pixel shading stages
- Early 2000s: The release of GPUs that possessed programmable pipelines attracted many researchers to the possibility of using graphics hardware for more than simply OpenGL or DirectX-based rendering.

— The GPUs of the early 2000s were designed to produce a color for every pixel on the screen using programmable arithmetic units known as pixel shaders.

— The additional information could be input colors, texture coordinates, or other attributes

CUDA



2006: GPU computing starts going for prime time

- Release of CUDA
- The CUDA Architecture included a unified shader pipeline, allowing each and every arithmetic logic unit (ALU) on the chip to be marshaled by a program intending to perform general-purpose computations.



Example of CUDA processing flow

- 1. Copy data from main mem to GPU mem
- 2. CPU instructs the process to GPU
- 3. GPU execute parallel in each core
- 4. Copy the result from GPU mem to main mem

Ð

Examples



- Medical Imaging
- Computational Fluid Dynamics
- Environmental Science

GPU on a MacBook



| 0 0 | | MacBook Pro | | | |
|-------------------|--------------------------|------------------------|--------|----------|------|
| ▼ Hardware | Video Card | | 🔺 Туре | Bus | Slot |
| ATA | Intel Iris Pro | | GPU | Built–In | |
| Audio | NVIDIA GeForce GT | 750M | GPU | PCle | |
| Bluetooth | | | | | |
| Camera | | | | | |
| Card Reader | | | | | |
| Diagnostics | | | | | |
| Disc Burning | | | | | |
| Ethernet Cards | | | | | |
| Fibre Channel | | | | | |
| FireWire | | | | | |
| Graphics/Displays | | | | | |
| Hardware RAID | NVIDIA GeForce (| T 750M: | | | |
| Memory | | 1750M. | | | |
| PCI Cards | Chipset Model: | NVIDIA GeForce GT 750M | | | |
| Parallel SCSI | Type: | GPU | | | |
| Power | BUS: PCIe Lane Width: | PCIe | | | |
| Printers | VRAM (Total): | 2048 MB | | | |
| SAS | Vendor: | NVIDIA (0x10de) | | | |
| SATA/SATA Express | Device ID: | 0x0fe9 | | | |
| SPI | Revision ID: | 0x00a2 3776 | | | |
| Storage | aMux Version: | 4.0.8 [3.2.8] | | | |
| Thunderbolt | J | | | | |
| USB | | | | | |
| ▼ Network | | | | | |
| Firewall | | | | | |
| Locations | | | | | |
| | | | | | |
| GT 750M· | | | | | |
| GT / JOINT. | | | | | |

-2 * 192 CUDA cores

— max thread number: 2 * 2048



Announcing New Amazon EC2 GPU Instance Type

Posted On: Nov 4, 2013

We are excited to announce G2 instances, a new Amazon Elastic Compute Cloud (EC2) instance type designed for applications that require 3D graphics capabilities. The new instance is backed by a high-performance NVIDIA GPU, making it ideally suited for video creation services, 3D visualizations, streaming graphics-intensive applications, and other server-side workloads requiring massive parallel processing power. With this new instance type, customers can build high-performance DirectX, OpenGL, CUDA, and OpenCL applications and services without making expensive up-front capital investments.

Customers can launch G2 instances using the AWS console, Amazon EC2 command line interface, AWS SDKs and third party libraries. Customers can launch the new instances in the US East (N. Virginia), US West (N. California), US West (Oregon), and EU (Ireland). In addition to On-Demand Instances, customers can also purchase instances as Reserved and Spot Instances. To learn more about G2 instances, visit http://aws.amazon.com/ec2. To get started immediately, visit the AWS Marketplace for GPU machine images from NVIDIA and other Marketplace sellers.



GPU on iOS devices



iPhone models and their GPUs



Timeline of models [edit]



GPU in Apple A8 SoC

Host CPU

· OSI CPI

BIS

Syster 1

Memory

BL s

10

A8 — iPhone 6 and iPhone 6 Plus GPU: PowerVR Quad-core GX6450 4 Unified Shading Cluster (USC) # of ALUs: 32 (FP32) or 64 (FP16) per USC GFLOPS: 166.4 (FP32)/ 332.8 (FP16) @ 650 MHz Supports OpenCL 1.2



by TSMC







© 2015 CY Lin, Columbia University



GPU Programming in iPhone/iPad - Metal

Metal provides the lowest-overhead access to the GPU, enabling developers to maximize the graphics and compute potential of *iOS 8 app*.*

Metal could be used for:

Graphic processing \rightarrow openGL

General data-parallel processing → open CL and CUDA



*: https://developer.apple.com/metal/



Fundamental Metal Concepts

- Low-overhead interface
- Memory and resource management
- Integrated support for both graphics and compute operations
- Precompiled shaders



GPU Programming in iPhone/iPad - Metal

Programming flow is similar to CUDA

Copy data from CPU to GPU

Computing in GPU

Send data back from GPU to CPU

Example: kernel code in Metal, sigmoid function:





source: http://memkite.com



CUDA supports most Windows, Linux, and Mac OS compilers

For Linux:

- Red Hat
- OpenSUSE
- Ubuntu
- Fedora



Hello World!!

```
#include "../common/book.h"
int main( void ) {
    printf( "Hello, World!\n" );
    return 0;
}
```

Host: CPU and its memory Device: GPU and its memory



#include <iostream> __global___ void kernel(void) { } int main(void) { kernel<<<1,1>>>(); printf("Hello, World!\n"); return 0; }

nvcc handles compiling the function kernel()
it feeds main() to the host compiler

Passing Parameters



```
#include <iostream>
#include "book.h"
 global void add( int a, int b, int *c ) {
    *c = a + b;
}
int main( void ) {
    int c;
    int *dev_c;
    HANDLE ERROR( cudaMalloc( (void**)&dev c, sizeof(int) ) );
    add<<<1,1>>>( 2, 7, dev c );
   HANDLE ERROR ( cudaMemcpy ( &c,
                              dev c,
                              sizeof(int),
                              cudaMemcpyDeviceToHost ) );
    printf( "2 + 7 = %d n", c);
    cudaFree( dev_c );
    return 0;
}
```





Figure 4.1 Summing two vectors

CPU Vector Sums

Traditional C way



```
#include "../common/book.h"
#define N 10
void add( int *a, int *b, int *c ) {
    int tid = 0; // this is CPU zero, so we start at zero
    while (tid < N) {
        c[tid] = a[tid] + b[tid];
        tid += 1; // we have one CPU, so we increment by one
    }
}
int main( void ) {
    int a[N], b[N], c[N];
   // fill the arrays 'a' and 'b' on the CPU
    for (int i=0; i<N; i++) {</pre>
        a[i] = -i;
       b[i] = i * i;
    }
    add( a, b, c );
    // display the results
    for (int i=0; i<N; i++) {</pre>
        printf( "%d + %d = %d\n", a[i], b[i], c[i] );
    }
    return 0;
}
```



CPU CORE 1

CPU CORE 2

| <pre>void add(int *a, int *b, int *c) {</pre> | <pre>void add(int *a, int *b, int *c) {</pre> |
|---|---|
| <pre>int tid = 0;</pre> | <pre>int tid = 1;</pre> |
| while (tid < N) { | while (tid < N) { |
| c[tid] = a[tid] + b[tid]; | c[tid] = a[tid] + b[tid]; |
| tid += 2; | tid += 2; |
| } | } |
| 1 | x ' |
| 1 | 1 |

GPU way — I



```
#include "../common/book.h"
#define N 10
int main( void ) {
    int a[N], b[N], c[N];
    int *dev a, *dev b, *dev c;
    // allocate the memory on the GPU
   HANDLE ERROR( cudaMalloc( (void**)&dev a, N * sizeof(int) ) );
   HANDLE ERROR( cudaMalloc( (void**)&dev b, N * sizeof(int) ) );
   HANDLE ERROR( cudaMalloc( (void**)&dev c, N * sizeof(int) ) );
    // fill the arrays 'a' and 'b' on the CPU
    for (int i=0; i<N; i++) {</pre>
        a[i] = -i;
       b[i] = i * i;
    }
    // copy the arrays 'a' and 'b' to the GPU
    HANDLE_ERROR( cudaMemcpy( dev_a, a, N * sizeof(int),
                              cudaMemcpyHostToDevice ) );
    HANDLE ERROR ( cudaMemcpy ( dev b, b, N * sizeof(int),
                              cudaMemcpyHostToDevice ) );
```



```
add<<<N,1>>>( dev_a, dev_b, dev_c );
```

```
// display the results
for (int i=0; i<N; i++) {
    printf( "%d + %d = %d\n", a[i], b[i], c[i] );
}</pre>
```

```
// free the memory allocated on the GPU
cudaFree( dev_a );
cudaFree( dev_b );
cudaFree( dev_c );
```

return 0;

}



| Block 0 | Thread O | Thread 1 | Thread 2 | Thread 3 |
|---------|----------|----------|----------|----------|
| Block 1 | Thread O | Thread 1 | Thread 2 | Thread 3 |
| Block 2 | Thread O | Thread 1 | Thread 2 | Thread 3 |
| Block 3 | Thread O | Thread 1 | Thread 2 | Thread 3 |

int tid = threadIdx.x + blockIdx.x * blockDim.x;



/ I I / O I O

Figure 5.2 A 2D hierarchy of blocks and threads that could be used to process a 48 x 32 pixel image using one thread per pixel



© CY Lin, Columbia University



```
__global___void add( int *a, int *b, int *c ) {
    int tid = blockIdx.x; // handle the data at this index
    if (tid < N)
        c[tid] = a[tid] + b[tid];
}</pre>
```





BLOCK 3

BLOCK 4

| global void | global void |
|---------------------------------|---------------------------------|
| add(int *a, int *b, int *c) { | add(int *a, int *b, int *c) { |
| <pre>int tid = 2;</pre> | <pre>int tid = 3;</pre> |
| <pre>if (tid < N)</pre> | if (tid < N) |
| c[tid] = a[tid] + b[tid]; | c[tid] = a[tid] + b[tid]; |
| } | } |

GPU Threads — I



```
#include "../common/book.h"
#define N
          10
global void add( int *a, int *b, int *c ) {
    int tid = threadIdx.x;
   if (tid < N)
        c[tid] = a[tid] + b[tid];
}
int main( void ) {
   int a[N], b[N], c[N];
    int *dev_a, *dev_b, *dev_c;
   // allocate the memory on the GPU
   HANDLE_ERROR( cudaMalloc( (void**)&dev_a, N * sizeof(int) ) );
   HANDLE ERROR ( cudaMalloc ( (void**)&dev b, N * sizeof(int) ) );
   HANDLE_ERROR( cudaMalloc( (void**)&dev_c, N * sizeof(int) ) );
   // fill the arrays 'a' and 'b' on the CPU
    for (int i=0; i<N; i++) {</pre>
        a[i] = i;
       b[i] = i * i;
```

GPU Threads — II



```
add<<<1,N>>>( dev_a, dev_b, dev_c );
```

© CY Lin, Columbia University

```
28
```

cudaFree(dev_c);

CUDA on Mac OS X



Getting Started Mac OS X (PDF) - v7.0

💊 NVIDIA.

CUDA TOOLKIT DOCUMENTATION

CUDA Toolkit v7.0

Getting Started Mac OS X

- \triangleright 1. Introduction
- \triangleright 2. Prerequisites
- \triangleright 3. Installation
- \triangleright 4. Verification
- 5. Additional Considerations

NVIDIA CUDA Getting Started Guide for Mac OS X

1. Introduction

CUDA[®] is a parallel computing platform and programming model invented by NVIDIA. It enables harnessing the power of the graphics processing unit (GPU).

CUDA was developed with several design goals in mind:

- Provide a small set of extensions to standard programming languages, like C, that enable With CUDA C/C++, programmers can focus on the task of parallelization of the algorithms
- Support heterogeneous computation where applications use both the CPU and GPU. Seria portions are offloaded to the GPU. As such, CUDA can be incrementally applied to existin devices that have their own memory spaces. This configuration also allows simultaneous memory resources.

CUDA-capable GPUs have hundreds of cores that can collectively run thousands of computing th register file and a shared memory. The on-chip shared memory allows parallel tasks running on system memory bus.

This guide will show you how to install and check the correct operation of the CUDA developme

1.1. System Requirements

To use CUDA on your system, you need to have:

- a CUDA-capable GPU
- Mac OS X 10.9 or later
- the Clang compiler and toolchain installed using Xcode
- the NVIDIA CUDA Toolkit (available from the <u>CUDA Download page</u>)



Understand the hardware constraint via deviceQuery (in example code of CUDA toolkit)

| Device 0: "GeForce GT 650M" | |
|--|--|
| CUDA Driver Version / Runtime Version | 7.0 / 7.0 |
| CUDA Capability Major/Minor version number: | 3.0 |
| Total amount of global memory: | 1024 MBytes (1073414144 bytes) 🚽 |
| (2) Multiprocessors, (192) CUDA Cores/MP: | 384 CUDA Cores |
| GPU Max Clock rate: | 900 MHz (0.90 GHz) |
| Memory Clock rate: | 2508 Mhz |
| Memory Bus Width: | 128-bit |
| L2 Cache Size: | 262144 bytes |
| Maximum Texture Dimension Size (x,y,z) | 1D=(65536), 2D=(65536, 65536), 3D=(4096, 4096, 4096) |
| Maximum Layered 1D Texture Size, (num) layers | 1D=(16384), 2048 layers |
| Maximum Layered 2D Texture Size, (num) layers | 2D=(16384, 16384), 2048 layers |
| Total amount of constant memory: | 65536 bytes |
| Total amount of shared memory per block: | 49152 bytes |
| Total number of registers available per block: | 65536 |
| Warp size: | 32 |
| Maximum number of threads per multiprocessor: | 2048 🚽 |
| Maximum number of threads per block: | 1024 🤞 |
| Max dimension size of a thread block (x,y,z): | (1024, 1024, 64) 🔶 🚽 🚽 |
| Max dimension size of a grid size (x,y,z): | (2147483647, 65535, 65535) |
| Maximum memory pitch: | 2147483647 bytes |
| Texture alignment: | 512 bytes |
| Concurrent copy and kernel execution: | Yes with 1 copy engine(s) |
| Run time limit on kernels: | Yes |
| Integrated GPU sharing Host Memory: | Νο |
| Support host page-locked memory mapping: | Yes |
| Alignment requirement for Surfaces: | Yes |
| Device has ECC support: | Disabled |
| Device supports Unified Addressing (UVA): | Yes |
| Device PCI Domain ID / Bus ID / location ID: | 0/1/0 |



Problem: Sum two matrices with M by N size.

 $C_{mxn} = A_{mxn} + B_{mxn}$

In traditional C/C++ implementation:

- A, B are input matrix, N is the size of A and B.
- C is output matrix
- Matrix stored in array is row-major fashion

```
void sumArraysOnHost(float *A, float *B, float *C, const int N)
{
    for (int idx = 0; idx < N; idx++)
    {
        C[idx] = A[idx] + B[idx];
    }
}</pre>
```



Problem: Sum two matrices with M by N size.

 $C_{mxn} = A_{mxn} + B_{mxn}$

CUDA C implementation:

- matA, matB are input matrix, nx is column size, and ny is row size
- matC is output matrix



Data accessing in 2D grid with 2D blocks arrangement (one green block is one thread block)





matrix coordinate: (ix,iy)

global linear memory index: $idx = iy^*nx + ix$



Data accessing in 1D grid with 1D blocks arrangement (one green block is one thread block)





global linear memory index: idx = iy * nx + ix



Data accessing in 2D grid with 1D blocks arrangement (one green block is one thread block)



| | blockDim.x | | | |
|----|--------------|--------------|-------------------|--------------|
| 1 | Block (0,0) | Block (1,0) | Block (2,0) | Block (3,0) |
| | Block (0,1) | Block (1,1) | Block (2,1) | Block (3,1) |
| | | | ∢ (ix, iy) | |
| | | | threadIdx.x | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| ny | Block (0,ny) | Block (1,ny) | Block (2,ny) | Block (3,ny) |
| | | | | |

global linear memory index: $idx = iy^*nx + ix$

E6895 Big Data Analytics – Lecture 7

block Dim v

Problem: Transpose one matrix with M by N to one matrix with N by

In traditional C/C++ implementation:

- in is input matrix, nx is column size, and ny is row size.
- out is output matrix

36

Matrix stored in array is row-major fashion

void transposeHost(float *out, float *in, const int nx, const int ny) {
 for(int iy = 0; iy < ny; ++iy) {
 for(int ix = 0; ix < nx; ++ix) {
 out[ix * ny + iy] = in[iy * nx + ix];
 }
 }
}</pre>

 $A_{mxn} = B_{nxm}$





4

5

6



0

4

8

COLUMBIA UNIVERSITY

8

9

10











Concurrent handle *data transfer* and *computation*

For NVIDIA GT 650M (laptop GPU), there is one copy engine. For NVIDIA Tesla K40 (high-end GPU), there are two copy engines The latency in data transfer could be hidden during computing To handle two tasks, which both are matrix multiplications.

Copy two inputs to GPU, copy one output from GPU







Professional CUDA C Programming

http://www.wrox.com/WileyCDA/WroxTitle/Professional-CUDA-C-Programming.productCd-1118739329,descCd-DOWNLOAD.html

source code are available on the above website



Homework #3 (due March 31st)

Choose 2 of the algorithms you use in your homework #2. Convert them into a GPU version.

Show your code, and performance measurement comparing to your non-GPU version.

The more innovative/complex your algorithms are, the higher score you will get on your Homework #3.